MCU with 2KB SRAM and 64KB ECC E-Flash

1. <u>General Description</u>

CS8977 is a general-purpose MCU with 64KB Code e-Flash memory with ECC and 2KB SRAM with ECC. The embedded flash for code storage has built-in ECC that corrects one-bit errors and detects two-bit errors. CPU accesses the e-Flash through program address read and through Flash Controller which can perform software read/write operations of e-Flash.

CPU in CS8977 is a 1-T 8051 with enhanced multiplication and division accelerator. There are three clock sources for system, one is a 16MHz/32MHz IOSC (manufacturer calibration+/- 2%), one is XCLK, and the other one is SOSC32KHz (typical 32KHz) which is divided from slow oscillator. ALL clock sources have a clock programmable divider for scaling down the frequency to save power dissipations. The clock selections are combined with flexible power management schemes, including NORMAL, STOP, and SLEEP modes to balance speed and power consumption.

There are T0/T1/T2/T3/T4/T5 timers coupled with CPU and three WDT where WDT1 is clocked by SYSCLK, and WDT2/WDT3 are clocked by a non-stop SOSC32KHz. An 8-bit/16-bit checksum and 16-bit CRC accelerator are included. There are EUART/LIN controller and I2C master/Slave controllers as well as SPI master/slave controllers. The interfaces of these controllers are multiplexed with GPIO pins. Other useful peripherals include a buzzer control, six 8/10/12bit PWM, and one channel of 16-bit timer/capture and quadrature decoder. There are also 16 channels 8-bit PWM for LED control.

Analog peripherals include a 12-bit ADC with internal temperature sensor, an 8-bit voltage output DAC, and four analog comparators with programmable threshold. A touch key controller with up to 20-bit resolutions is also included. The touch key controller also has shield output capability for moisture immunity. The touch key controller allows sleep mode (under 20uA) and uses auto detection for wakeup. The maximum number of key inputs can be scanned is 27. The touch key controller can also be used for proximity sensing.

CS8977 also provides a flexible means of flash programming that supports ISP and IAP. The protection of data loss is implemented in hardware by access restriction of critical storage segments. The code security is reinforced with sophisticated writer commands and ISP commands. The on-chip break point processor also allows easy debugging which can be integrated with ISP. Reliable power-on-reset circuit and low supply voltage detection allow reliable operations under harsh environments.

Applications

- Touch key applications with high robustness and reliability requirements
- Automotive and appliance

FEATURES

CPU and Memory

- Up to 32MHz 1-Cycle 8051 CPU core
- 16-bit Timers T0/T1/T2/T3/T4 and 24-bit Timer T5
- Checksum and CRC accelerator
- WDT1 by SYSCLK, WDT2/WDT3 by SOSC32KHz
- Clock fault monitoring
- Up to 6 external interrupts shared with GPIO pins
- Power saving modes Normal, STOP, and SLEEP modes
- ◆ 256B IRAM and 1792B XRAM with ECC check
- 64KB Code e-Flash with ECC and two 128x16 Information Block
 - Code security and data loss protection
 - 100K endurance and 10 years retention

Clock Sources

- Internal oscillator at +/- 2% 16MHz/32MHz
 - Spread Spectrum option
- Internal low power oscillator 128KHz/256KHz
- External clock option and clock out

Digital Peripherals

- 6 CH 8/10/12-bit center-aligned PWM controller
 - Trigger interrupt and ADC conversion
- 16 CH 8-bit PWM left/right aligned
- One 16-bit Timer/Capture and One 16-bit quadrature decoder
- Buzzer/Melody generator
- One I²C Master
- One I²C Slave also for ISP and debug
- One SPI Master/ Slave Controller
- One EUART1 and one EUART2/LIN

Analog Peripherals


- Capacitance sense touch-key controller scan up to 27 key
 - Shield output for moisture immunity
 - Low power sleep mode wakeup (<20uA).
 - Active Proximity sensing front-end
- 12-Bit SAR ADC with GPIO analog input
 - Track and hold
 - Temperature sensor and supply measurement
- 8-Bit DAC and four analog comparators
- Power on reset and Low voltage detect (2.2V-4.5V)

<u>Miscellaneous</u>


- Up to 28 GPIO pins with multi-function options
 Configurable IO structure and noise filters
- ◆ 2.3V to 5.5V single supply
- Active current < 150uA/MHz in Normal mode
- Low power standby (1uA) in SLEEP mode
- Operating temperature -40°C t0 85°C
- TSSOP20/24/28, QFN-32 and LQFP32 package (RoHS compliant)





BLOCK DIAGRAM













NAMETYPEANIO1ANIO2PIN DESCRIPTIONVDDLPSupply Voltage 2.3V to 5.5VVDDCP/OInternal 1.5V supply Connect to external 1.0uF decoupling capacitor.RSTNIOActive low reset input with internal 5K Ohm pull-up.VSSG.VSSP00IO/AKEYADCAPort 0.0 I/O with multi-function.P01IO/AKEYADCBPort 0.1 I/O with multi-function.P02IO/AKEYADCBPort 0.2 I/O with multi-function.P03IO/AKEYCMPBPort 0.3 I/O with multi-function.P04IO/AKEYCMPBPort 0.4 I/O with multi-function.P05IO/AKEYCMPDPort 0.5 I/O with multi-function.P06IO/AKEYCMPDPort 0.5 I/O with multi-function.P07IO/AKEYCMPDPort 1.0 I/O with multi-function.P11IO/AKEYADCAPort 1.0 I/O with multi-function.P12IO/AKEYCMPDPort 1.1 I/O with multi-function.P13IO/AKEYCMPDPort 1.4 I/O with multi-function.P14IO/AKEYCMPCPort 1.3 I/O with multi-function.P15IO/AKEYCMPCPort 1.4 I/O with multi-function.P14IO/AKEYCMPCPort 1.4 I/O with multi-function.P15IO/AKEYCMPCPort 2.2 I/O with multi-function.P14IO/AKEY	PIN Des	cription	n and Mu	ultifuncti	on Table
VDDC P/O - Internal 1.5V supply Connect to external 1.0uF decoupling capacitor. RSTN IO - - Active low reset input with internal 5K Ohm pull-up. VSS G VSS VSS P00 IO/A KEY ADCA Port 0.0 I/O with multi-function. P01 IO/A KEY ADCB Port 0.1 I/O with multi-function. P02 IO/A KEY DAC Port 0.2 I/O with multi-function. P03 IO/A KEY DAC Port 0.3 I/O with multi-function. P04 IO/A KEY CMPA Port 0.5 I/O with multi-function. P05 IO/A KEY CMPC Port 0.6 I/O with multi-function. P07 IO/A KEY CMPD Port 0.7 I/O with multi-function. P10 IO/A KEY ADCA Port 1.1 I/O with multi-function. P11 IO/A KEY ADCB Port 1.1 I/O with multi-function. P13 IO/A KEY CMPD Port 1.2 I/O with multi-function. P14 IO/A <th>NAME</th> <th>TYPE</th> <th>ANIO1</th> <th>ANIO2</th> <th>PIN DESCRIPTION</th>	NAME	TYPE	ANIO1	ANIO2	PIN DESCRIPTION
VDDC P/O Image: Connect to external 1.0uF decoupling capacitor. RSTN IO Active low reset input with internal 5K Ohm pull-up. VSS G VSS P00 IO/A KEY ADCA P01 IO/A KEY ADCA P02 IO/A KEY ADCB P03 IO/A KEY CMPA P04 IO/A KEY CMPA P05 IO/A KEY CMPB P06 IO/A KEY CMPD P07 IO/A KEY CMPD P08 IO/A KEY CMPD P09 IO/A KEY CMPD P01 IO/A KEY CMPD <t< td=""><td>VDDH</td><td>Р</td><td>-</td><td>-</td><td>Supply Voltage 2.3V to 5.5V</td></t<>	VDDH	Р	-	-	Supply Voltage 2.3V to 5.5V
RSTN IO - Active low reset input with internal 5K Ohm pull-up. VSS G VSS P00 IO/A KEY ADCA Port 0.0 I/O with multi-function. P01 IO/A KEY ADCB Port 0.1 I/O with multi-function. P02 IO/A KEY ADCB Port 0.2 I/O with multi-function. P03 IO/A KEY CMPA Port 0.3 I/O with multi-function. P04 IO/A KEY CMPA Port 0.3 I/O with multi-function. P05 IO/A KEY CMPA Port 0.5 I/O with multi-function. P06 IO/A KEY CMPA Port 0.7 I/O with multi-function. P10 IO/A KEY CMPA Port 0.7 I/O with multi-function. P11 IO/A KEY ADCB Port 1.1 I/O with multi-function. P11 IO/A KEY CMPC Port 1.2 I/O with multi-function. P12 IO/A KEY CMPC Port 1.3 I/O with multi-function. P14 IO/A KEY CMPC		D/O			Internal 1.5V supply
VSS G VSS P00 IO/A KEY ADCA Port 0.0 I/O with multi-function. P01 IO/A KEY ADCB Port 0.1 I/O with multi-function. P02 IO/A KEY DAC Port 0.2 I/O with multi-function. P03 IO/A KEY CMPA Port 0.3 I/O with multi-function. P04 IO/A KEY CMPA Port 0.5 I/O with multi-function. P05 IO/A KEY CMPC Port 0.5 I/O with multi-function. P06 IO/A KEY CMPC Port 0.6 I/O with multi-function. P10 IO/A KEY CMPT Port 0.7 I/O with multi-function. P11 IO/A KEY ADCA Port 1.0 I/O with multi-function. P11 IO/A KEY ADCB Port 1.2 I/O with multi-function. P12 IO/A KEY CMPD Port 1.2 I/O with multi-function. P13 IO/A KEY CMPD Port 1.5 I/O with multi-function. P14 IO/A KEY CMPA <td>VDDC</td> <td>F/U</td> <td>-</td> <td>-</td> <td>Connect to external 1.0uF decoupling capacitor.</td>	VDDC	F/U	-	-	Connect to external 1.0uF decoupling capacitor.
P00 IO/A KEY ADCA Port 0.0 I/O with multi-function. P01 IO/A KEY ADCB Port 0.1 I/O with multi-function. P02 IO/A KEY DAC Port 0.2 I/O with multi-function. P03 IO/A KEY CMPA Port 0.3 I/O with multi-function. P04 IO/A KEY CMPA Port 0.3 I/O with multi-function. P05 IO/A KEY CMPC Port 0.5 I/O with multi-function. P06 IO/A KEY CMPD Port 0.6 I/O with multi-function. P07 IO/A KEY ADCA Port 1.0 I/O with multi-function. P10 IO/A KEY ADCA Port 1.0 I/O with multi-function. P11 IO/A KEY ADCA Port 1.1 I/O with multi-function. P11 IO/A KEY ADCA Port 1.3 I/O with multi-function. P13 IO/A KEY CMPD Port 1.3 I/O with multi-function. P14 IO/A KEY CMPC Port 1.5 I/O with multi-function.	RSTN	IO	-	-	Active low reset input with internal 5K Ohm pull-up.
P01IO/AKEYADCBPort 0.1 I/O with multi-function.P02IO/AKEYDACPort 0.2 I/O with multi-function.P03IO/AKEYCMPAPort 0.3 I/O with multi-function.P04IO/AKEYCMPBPort 0.3 I/O with multi-function.P05IO/AKEYCMPCPort 0.5 I/O with multi-function.P06IO/AKEYCMPDPort 0.5 I/O with multi-function.P07IO/AKEYCMPDPort 0.7 I/O with multi-function.P10IO/AKEYADCAPort 1.0 I/O with multi-function.P11IO/AKEYADCBPort 1.1 I/O with multi-function.P12IO/AKEYSHIELDPort 1.2 I/O with multi-function.P13IO/AKEYCMPTHPort 1.3 I/O with multi-function.P14IO/AKEYCMPDPort 1.5 I/O with multi-function.P15IO/AKEYCMPDPort 1.6 I/O with multi-function.P16IO/AKEYCMPAPort 1.7 I/O with multi-function.P17IO/AKEYSHIELDPort 1.7 I/O with multi-function.P20IO/AKEYSHIELDPort 2.0 I/O with multi-function.P21IO/AKEYSHIELDPort 2.0 I/O with multi-function.P22IO/AKEYSHIELDPort 2.1 I/O with multi-function.P23IO/AKEYCMPAPort 2.2 I/O with multi-function.P24IO/AKEYCMPBPort 2.1 I/O with multi-function.	VSS	G			VSS
P02 IO/A KEY DAC Port 0.2 I/O with multi-function. P03 IO/A KEY CMPA Port 0.3 I/O with multi-function. P04 IO/A KEY CMPB Port 0.4 I/O with multi-function. P05 IO/A KEY CMPC Port 0.5 I/O with multi-function. P06 IO/A KEY CMPD Port 0.6 I/O with multi-function. P07 IO/A KEY CMPD Port 0.7 I/O with multi-function. P10 IO/A KEY ADCA Port 1.0 I/O with multi-function. P11 IO/A KEY ADCB Port 1.1 I/O with multi-function. P11 IO/A KEY CMPTH Port 1.2 I/O with multi-function. P12 IO/A KEY CMPD Port 1.3 I/O with multi-function. P13 IO/A KEY CMPD Port 1.3 I/O with multi-function. P14 IO/A KEY CMPD Port 1.6 I/O with multi-function. P15 IO/A KEY CMPA Port 1.7 I/O with multi-function.	P00	IO/A	KEY	ADCA	Port 0.0 I/O with multi-function.
P03 IO/A KEY CMPA Port 0.3 I/O with multi-function. P04 IO/A KEY CMPB Port 0.4 I/O with multi-function. P05 IO/A KEY CMPC Port 0.5 I/O with multi-function. P06 IO/A KEY CMPC Port 0.6 I/O with multi-function. P07 IO/A KEY CMPTH Port 0.7 I/O with multi-function. P10 IO/A KEY ADCA Port 1.0 I/O with multi-function. P11 IO/A KEY ADCB Port 1.1 I/O with multi-function. P11 IO/A KEY SHIELD Port 1.3 I/O with multi-function. P13 IO/A KEY CMPTH Port 1.3 I/O with multi-function. P14 IO/A KEY CMPD Port 1.6 I/O with multi-function. P14 IO/A KEY CMPE Port 1.6 I/O with multi-function. P15 IO/A KEY CMPB Port 1.6 I/O with multi-function. P17 IO/A KEY SHIELD Port 2.0 I/O with multi-function.	P01	IO/A	KEY	ADCB	Port 0.1 I/O with multi-function.
P04IO/AKEYCMPBPort 0.4 I/O with multi-function.P05IO/AKEYCMPCPort 0.5 I/O with multi-function.P06IO/AKEYCMPDPort 0.6 I/O with multi-function.P07IO/AKEYCMPTHPort 0.7 I/O with multi-function.P10IO/AKEYADCAPort 1.0 I/O with multi-function.P11IO/AKEYADCBPort 1.1 I/O with multi-function.P12IO/AKEYSHIELDPort 1.2 I/O with multi-function.P13IO/AKEYCMPTHPort 1.3 I/O with multi-function.P14IO/AKEYCMPDPort 1.4 I/O with multi-function.P15IO/AKEYCMPDPort 1.4 I/O with multi-function.P16IO/AKEYCMPBPort 1.6 I/O with multi-function.P17IO/AKEYCMPAPort 1.7 I/O with multi-function.P17IO/AKEYCMPAPort 2.0 I/O with multi-function.P20IO/AKEYSHIELDPort 2.1 I/O with multi-function.P21IO/AKEYSHIELDPort 2.1 I/O with multi-function.P22IO/AKEYSHIELDPort 2.1 I/O with multi-function.P23IO/AKEYCMPAPort 2.3 I/O with multi-function.P24IO/AKEYCMPAPort 2.3 I/O with multi-function.P25IO/AKEYCMPAPort 2.5 I/O with multi-function.P25IO/AKEYCMPTHPort 2.7 I/O with multi-function. <td< td=""><td>P02</td><td>IO/A</td><td>KEY</td><td>DAC</td><td>Port 0.2 I/O with multi-function.</td></td<>	P02	IO/A	KEY	DAC	Port 0.2 I/O with multi-function.
P05IO/AKEYCMPCPort 0.5 I/O with multi-function.P06IO/AKEYCMPDPort 0.6 I/O with multi-function.P07IO/AKEYCMPTHPort 0.7 I/O with multi-function.P10IO/AKEYADCAPort 1.0 I/O with multi-function.P11IO/AKEYADCBPort 1.1 I/O with multi-function.P12IO/AKEYSHIELDPort 1.2 I/O with multi-function.P13IO/AKEYCMPTHPort 1.2 I/O with multi-function.P14IO/AKEYCMPTHPort 1.2 I/O with multi-function.P15IO/AKEYCMPCPort 1.4 I/O with multi-function.P16IO/AKEYCMPCPort 1.5 I/O with multi-function.P17IO/AKEYCMPAPort 1.7 I/O with multi-function.P20IO/AKEYSHIELDPort 2.0 I/O with multi-function.P21IO/AKEYSHIELDPort 2.1 I/O with multi-function.P22IO/AKEYSHIELDPort 2.1 I/O with multi-function.P21IO/AKEYSHIELDPort 2.2 I/O with multi-function.P22IO/AKEYCMPAPort 2.3 I/O with multi-function.P23IO/AKEYCMPCPort 2.5 I/O with multi-function.P24IO/AKEYCMPCPort 2.5 I/O with multi-function.P25IO/AKEYCMPCPort 2.6 I/O with multi-function.P26IO/AKEYCMPCPort 2.6 I/O with multi-function.<	P03	IO/A	KEY	CMPA	Port 0.3 I/O with multi-function.
P06IO/AKEYCMPDPort 0.6 I/O with multi-function.P07IO/AKEYCMPTHPort 0.7 I/O with multi-function.P10IO/AKEYADCAPort 1.0 I/O with multi-function.P11IO/AKEYADCBPort 1.1 I/O with multi-function.P12IO/AKEYSHIELDPort 1.2 I/O with multi-function.P13IO/AKEYCMPTHPort 1.2 I/O with multi-function.P14IO/AKEYCMPTHPort 1.3 I/O with multi-function.P15IO/AKEYCMPDPort 1.4 I/O with multi-function.P16IO/AKEYCMPDPort 1.5 I/O with multi-function.P17IO/AKEYCMPAPort 1.7 I/O with multi-function.P20IO/AKEYSHIELDPort 2.0 I/O with multi-function.P21IO/AKEYSHIELDPort 2.1 I/O with multi-function.P22IO/AKEYSHIELDPort 2.2 I/O with multi-function.P23IO/AKEYSHIELDPort 2.3 I/O with multi-function.P24IO/AKEYCMPAPort 2.3 I/O with multi-function.P25IO/AKEYCMPAPort 2.5 I/O with multi-function.P26IO/AKEYCMPDPort 2.6 I/O with multi-function.P25IO/AKEYCMPCPort 2.6 I/O with multi-function.P26IO/AKEYCMPTHPort 2.7 I/O with multi-function.P27IO/AKEYCMPCPort 2.6 I/O with multi-function.	P04	IO/A	KEY	CMPB	Port 0.4 I/O with multi-function.
P07IO/AKEYCMPTHPort 0.7 I/O with multi-function.P10IO/AKEYADCAPort 1.0 I/O with multi-function.P11IO/AKEYADCBPort 1.1 I/O with multi-function.P12IO/AKEYSHIELDPort 1.2 I/O with multi-function.P13IO/AKEYCMPTHPort 1.2 I/O with multi-function.P14IO/AKEYCMPDPort 1.2 I/O with multi-function.P15IO/AKEYCMPDPort 1.4 I/O with multi-function.P16IO/AKEYCMPBPort 1.5 I/O with multi-function.P17IO/AKEYCMPBPort 1.7 I/O with multi-function.P17IO/AKEYRCMPAPort 2.0 I/O with multi-function.P20IO/AKEYSHIELDPort 2.0 I/O with multi-function.P21IO/AKEYSHIELDPort 2.1 I/O with multi-function.P22IO/AKEYSHIELDPort 2.2 I/O with multi-function.P23IO/AKEYCMPAPort 2.3 I/O with multi-function.P24IO/AKEYCMPAPort 2.5 I/O with multi-function.P25IO/AKEYCMPDPort 2.6 I/O with multi-function.P26IO/AKEYCMPTHPort 2.7 I/O with multi-function.P27IO/AKEYADCAPort 3.0 I/O with multi-function.P30IO/AKEYADCAPort 3.0 I/O with multi-function.P31IO/AKEYADCBPort 3.1 I/O with multi-function. <t< td=""><td>P05</td><td>IO/A</td><td>KEY</td><td>CMPC</td><td>Port 0.5 I/O with multi-function.</td></t<>	P05	IO/A	KEY	CMPC	Port 0.5 I/O with multi-function.
P10IO/AKEYADCAPort 1.0 I/O with multi-function.P11IO/AKEYADCBPort 1.1 I/O with multi-function.P12IO/AKEYSHIELDPort 1.2 I/O with multi-function.P13IO/AKEYCMPTHPort 1.3 I/O with multi-function.P14IO/AKEYCMPDPort 1.4 I/O with multi-function.P15IO/AKEYCMPCPort 1.5 I/O with multi-function.P16IO/AKEYCMPBPort 1.6 I/O with multi-function.P17IO/AKEYRCMPAPort 1.7 I/O with multi-function.P20IO/AKEYSHIELDPort 2.0 I/O with multi-function.P21IO/AKEYSHIELDPort 2.1 I/O with multi-function.P22IO/AKEYSHIELDPort 2.2 I/O with multi-function.P23IO/AKEYSHIELDPort 2.3 I/O with multi-function.P24IO/AKEYCMPBPort 2.3 I/O with multi-function.P25IO/AKEYCMPCPort 2.5 I/O with multi-function.P26IO/AKEYCMPDPort 2.6 I/O with multi-function.P27IO/AKEYCMPTHPort 2.7 I/O with multi-function.P30IO/AKEYADCAPort 3.0 I/O with multi-function.P31IO/AKEYADCBPort 3.0 I/O with multi-function.P32IO/AKEYADCBPort 3.1 I/O with multi-function.P32IO/AKEYADCBPort 3.2 I/O with multi-function. <td>P06</td> <td>IO/A</td> <td>KEY</td> <td>CMPD</td> <td>Port 0.6 I/O with multi-function.</td>	P06	IO/A	KEY	CMPD	Port 0.6 I/O with multi-function.
P11IO/AKEYADCBPort 1.1 I/O with multi-function.P12IO/AKEYSHIELDPort 1.2 I/O with multi-function.P13IO/AKEYCMPTHPort 1.3 I/O with multi-function.P14IO/AKEYCMPDPort 1.4 I/O with multi-function.P15IO/AKEYCMPDPort 1.5 I/O with multi-function.P16IO/AKEYCMPBPort 1.6 I/O with multi-function.P17IO/AKEYCMPAPort 1.7 I/O with multi-function.P20IO/AKEYSHIELDPort 2.0 I/O with multi-function.P21IO/AKEYSHIELDPort 2.1 I/O with multi-function.P22IO/AKEYSHIELDPort 2.1 I/O with multi-function.P23IO/AKEYSHIELDPort 2.1 I/O with multi-function.P24IO/AKEYCMPAPort 2.3 I/O with multi-function.P25IO/AKEYCMPBPort 2.4 I/O with multi-function.P26IO/AKEYCMPDPort 2.6 I/O with multi-function.P27IO/AKEYCMPDPort 2.6 I/O with multi-function.P30IO/AKEYADCAPort 3.0 I/O with multi-function.P31IO/AKEYADCBPort 3.1 I/O with multi-function.P32IO/AKEYADCBPort 3.1 I/O with multi-function.	P07	IO/A	KEY	CMPTH	Port 0.7 I/O with multi-function.
P12IO/AKEYSHIELDPort 1.2 I/O with multi-function.P13IO/AKEYCMPTHPort 1.3 I/O with multi-function.P14IO/AKEYCMPDPort 1.4 I/O with multi-function.P15IO/AKEYCMPCPort 1.5 I/O with multi-function.P16IO/AKEYCMPBPort 1.6 I/O with multi-function.P17IO/AKEYRCMPAPort 1.7 I/O with multi-function.P20IO/AKEYSHIELDPort 2.0 I/O with multi-function.P21IO/AKEYSHIELDPort 2.1 I/O with multi-function.P22IO/AKEYSHIELDPort 2.3 I/O with multi-function.P23IO/AKEYCMPAPort 2.3 I/O with multi-function.P24IO/AKEYCMPCPort 2.4 I/O with multi-function.P25IO/AKEYCMPDPort 2.6 I/O with multi-function.P26IO/AKEYCMPTHPort 2.7 I/O with multi-function.P27IO/AKEYCMPTHPort 2.7 I/O with multi-function.P30IO/AKEYADCAPort 3.0 I/O with multi-function.P31IO/AKEYADCBPort 3.1 I/O with multi-function.P32IO/AKEYADCBPort 3.1 I/O with multi-function.	P10	IO/A	KEY	ADCA	Port 1.0 I/O with multi-function.
P13IO/AKEYCMPTHPort 1.3 I/O with multi-function.P14IO/AKEYCMPDPort 1.4 I/O with multi-function.P15IO/AKEYCMPCPort 1.5 I/O with multi-function.P16IO/AKEYCMPBPort 1.6 I/O with multi-function.P17IO/AKEYRCMPAPort 1.7 I/O with multi-function.P20IO/AKEYSHIELDPort 2.0 I/O with multi-function.P21IO/AKEYSHIELDPort 2.1 I/O with multi-function.P22IO/AKEYSHIELDPort 2.1 I/O with multi-function.P23IO/AKEYCMPAPort 2.3 I/O with multi-function.P24IO/AKEYCMPBPort 2.4 I/O with multi-function.P25IO/AKEYCMPCPort 2.5 I/O with multi-function.P26IO/AKEYCMPDPort 2.6 I/O with multi-function.P27IO/AKEYCMPTHPort 2.7 I/O with multi-function.P30IO/AKEYADCAPort 3.0 I/O with multi-function.P31IO/AKEYADCBPort 3.1 I/O with multi-function.P32IO/AKEYDACPort 3.2 I/O with multi-function.	P11	IO/A	KEY	ADCB	Port 1.1 I/O with multi-function.
P14IO/AKEYCMPDPort 1.4 I/O with multi-function.P15IO/AKEYCMPCPort 1.5 I/O with multi-function.P16IO/AKEYCMPBPort 1.6 I/O with multi-function.P17IO/AKEYRCMPAPort 1.7 I/O with multi-function. Also serves as CREF for touch key controllerP20IO/AKEYSHIELDPort 2.0 I/O with multi-function. Also serves as CREF for touch key controllerP21IO/AKEYSHIELDPort 2.1 I/O with multi-function.P22IO/AKEYSHIELDPort 2.2 I/O with multi-function.P23IO/AKEYCMPAPort 2.3 I/O with multi-function.P24IO/AKEYCMPBPort 2.4 I/O with multi-function.P25IO/AKEYCMPDPort 2.6 I/O with multi-function.P26IO/AKEYCMPTHPort 2.7 I/O with multi-function.P27IO/AKEYCMPTHPort 2.7 I/O with multi-function.P30IO/AKEYADCAPort 3.0 I/O with multi-function.P31IO/AKEYDACPort 3.1 I/O with multi-function.P32IO/AKEYDACPort 3.2 I/O with multi-function.	P12	IO/A	KEY	SHIELD	Port 1.2 I/O with multi-function.
P15IO/AKEYCMPCPort 1.5 I/O with multi-function.P16IO/AKEYCMPBPort 1.6 I/O with multi-function.P17IO/AKEYRCMPAPort 1.7 I/O with multi-function. Also serves as CREF for touch key controllerP20IO/AKEYSHIELDPort 2.0 I/O with multi-function. Also serves as CREF for touch key controllerP21IO/AKEYSHIELDPort 2.1 I/O with multi-function.P22IO/AKEYSHIELDPort 2.2 I/O with multi-function.P23IO/AKEYSHIELDPort 2.3 I/O with multi-function.P24IO/AKEYCMPAPort 2.4 I/O with multi-function.P25IO/AKEYCMPCPort 2.6 I/O with multi-function.P26IO/AKEYCMPDPort 2.6 I/O with multi-function.P27IO/AKEYCMPTHPort 2.7 I/O with multi-function.P30IO/AKEYADCAPort 3.0 I/O with multi-function.P31IO/AKEYADCBPort 3.1 I/O with multi-function.P32IO/AKEYDACPort 3.2 I/O with multi-function.	P13	IO/A	KEY	CMPTH	Port 1.3 I/O with multi-function.
P16IO/AKEYCMPBPort 1.6 I/O with multi-function.P17IO/AKEYRCMPAPort 1.7 I/O with multi-function. Also serves as CREF for touch key controllerP20IO/AKEYSHIELDPort 2.0 I/O with multi-function.P21IO/AKEYSHIELDPort 2.1 I/O with multi-function.P22IO/AKEYSHIELDPort 2.2 I/O with multi-function.P23IO/AKEYSHIELDPort 2.3 I/O with multi-function.P24IO/AKEYCMPAPort 2.4 I/O with multi-function.P25IO/AKEYCMPBPort 2.5 I/O with multi-function.P26IO/AKEYCMPDPort 2.6 I/O with multi-function.P27IO/AKEYCMPDPort 2.7 I/O with multi-function.P30IO/AKEYADCAPort 3.0 I/O with multi-function.P31IO/AKEYADCBPort 3.1 I/O with multi-function.P32IO/AKEYDACPort 3.2 I/O with multi-function.	P14	IO/A	KEY	CMPD	Port 1.4 I/O with multi-function.
P17IO/AKEYRCMPAPort 1.7 I/O with multi-function. Also serves as CREF for touch key controllerP20IO/AKEYSHIELDPort 2.0 I/O with multi-function.P21IO/AKEYSHIELDPort 2.1 I/O with multi-function.P22IO/AKEYSHIELDPort 2.2 I/O with multi-function.P23IO/AKEYSHIELDPort 2.3 I/O with multi-function.P24IO/AKEYCMPAPort 2.4 I/O with multi-function.P25IO/AKEYCMPCPort 2.5 I/O with multi-function.P26IO/AKEYCMPDPort 2.6 I/O with multi-function.P27IO/AKEYCMPTHPort 2.7 I/O with multi-function.P30IO/AKEYADCAPort 3.0 I/O with multi-function.P31IO/AKEYADCBPort 3.1 I/O with multi-function.P32IO/AKEYDACPort 3.2 I/O with multi-function.	P15	IO/A	KEY	CMPC	Port 1.5 I/O with multi-function.
P17IO/AKEYRCMPAAlso serves as CREF for touch key controllerP20IO/AKEYSHIELDPort 2.0 I/O with multi-function.P21IO/AKEYSHIELDPort 2.1 I/O with multi-function.P22IO/AKEYSHIELDPort 2.1 I/O with multi-function.P23IO/AKEYSHIELDPort 2.2 I/O with multi-function.P24IO/AKEYCMPAPort 2.3 I/O with multi-function.P25IO/AKEYCMPBPort 2.4 I/O with multi-function.P26IO/AKEYCMPCPort 2.5 I/O with multi-function.P27IO/AKEYCMPDPort 2.6 I/O with multi-function.P30IO/AKEYADCAPort 3.0 I/O with multi-function.P31IO/AKEYADCBPort 3.1 I/O with multi-function.P32IO/AKEYDACPort 3.2 I/O with multi-function.	P16	IO/A	KEY	CMPB	Port 1.6 I/O with multi-function.
P20IO/AKEYSHIELDPort 2.0 I/O with multi-function.P21IO/AKEYSHIELDPort 2.1 I/O with multi-function.P22IO/AKEYSHIELDPort 2.1 I/O with multi-function.P23IO/AKEYSHIELDPort 2.2 I/O with multi-function.P24IO/AKEYCMPAPort 2.3 I/O with multi-function.P25IO/AKEYCMPBPort 2.4 I/O with multi-function.P26IO/AKEYCMPCPort 2.5 I/O with multi-function.P27IO/AKEYCMPDPort 2.6 I/O with multi-function.P30IO/AKEYADCAPort 3.0 I/O with multi-function.P31IO/AKEYADCBPort 3.1 I/O with multi-function.P32IO/AKEYDACPort 3.2 I/O with multi-function.	P17		KEVR	СМРА	Port 1.7 I/O with multi-function.
P21IO/AKEYSHIELDPort 2.1 I/O with multi-function.P22IO/AKEYSHIELDPort 2.2 I/O with multi-function.P23IO/AKEYCMPAPort 2.3 I/O with multi-function.P24IO/AKEYCMPBPort 2.4 I/O with multi-function.P25IO/AKEYCMPCPort 2.5 I/O with multi-function.P26IO/AKEYCMPDPort 2.6 I/O with multi-function.P27IO/AKEYCMPTHPort 2.7 I/O with multi-function.P30IO/AKEYADCAPort 3.0 I/O with multi-function.P31IO/AKEYADCBPort 3.1 I/O with multi-function.P32IO/AKEYDACPort 3.2 I/O with multi-function.	1 17				
P22IO/AKEYSHIELDPort 2.2 I/O with multi-function.P23IO/AKEYCMPAPort 2.3 I/O with multi-function.P24IO/AKEYCMPBPort 2.4 I/O with multi-function.P25IO/AKEYCMPCPort 2.5 I/O with multi-function.P26IO/AKEYCMPDPort 2.6 I/O with multi-function.P27IO/AKEYCMPTHPort 2.7 I/O with multi-function.P30IO/AKEYADCAPort 3.0 I/O with multi-function.P31IO/AKEYADCBPort 3.1 I/O with multi-function.P32IO/AKEYDACPort 3.2 I/O with multi-function.					
P23IO/AKEYCMPAPort 2.3 I/O with multi-function.P24IO/AKEYCMPBPort 2.4 I/O with multi-function.P25IO/AKEYCMPCPort 2.5 I/O with multi-function.P26IO/AKEYCMPDPort 2.6 I/O with multi-function.P27IO/AKEYCMPTHPort 2.7 I/O with multi-function.P30IO/AKEYADCAPort 3.0 I/O with multi-function.P31IO/AKEYADCBPort 3.1 I/O with multi-function.P32IO/AKEYDACPort 3.2 I/O with multi-function.					
P24IO/AKEYCMPBPort 2.4 I/O with multi-function.P25IO/AKEYCMPCPort 2.5 I/O with multi-function.P26IO/AKEYCMPDPort 2.6 I/O with multi-function.P27IO/AKEYCMPTHPort 2.7 I/O with multi-function.P30IO/AKEYADCAPort 3.0 I/O with multi-function.P31IO/AKEYADCBPort 3.1 I/O with multi-function.P32IO/AKEYDACPort 3.2 I/O with multi-function.					
P25IO/AKEYCMPCPort 2.5 I/O with multi-function.P26IO/AKEYCMPDPort 2.6 I/O with multi-function.P27IO/AKEYCMPTHPort 2.7 I/O with multi-function.P30IO/AKEYADCAPort 3.0 I/O with multi-function.P31IO/AKEYADCBPort 3.1 I/O with multi-function.P32IO/AKEYDACPort 3.2 I/O with multi-function.					
P26IO/AKEYCMPDPort 2.6 I/O with multi-function.P27IO/AKEYCMPTHPort 2.7 I/O with multi-function.P30IO/AKEYADCAPort 3.0 I/O with multi-function.P31IO/AKEYADCBPort 3.1 I/O with multi-function.P32IO/AKEYDACPort 3.2 I/O with multi-function.					Port 2.4 I/O with multi-function.
P27IO/AKEYCMPTHPort 2.7 I/O with multi-function.P30IO/AKEYADCAPort 3.0 I/O with multi-function.P31IO/AKEYADCBPort 3.1 I/O with multi-function.P32IO/AKEYDACPort 3.2 I/O with multi-function.	-				Port 2.5 I/O with multi-function.
P30IO/AKEYADCAPort 3.0 I/O with multi-function.P31IO/AKEYADCBPort 3.1 I/O with multi-function.P32IO/AKEYDACPort 3.2 I/O with multi-function.				CMPD	Port 2.6 I/O with multi-function.
P31IO/AKEYADCBPort 3.1 I/O with multi-function.P32IO/AKEYDACPort 3.2 I/O with multi-function.					
P32 IO/A KEY DAC Port 3.2 I/O with multi-function.				ADCA	Port 3.0 I/O with multi-function.
P33 IO/A KEY SHIELD Port 3.3 I/O with multi-function.			KEY		
	P33	IO/A	KEY	SHIELD	Port 3.3 I/O with multi-function.

Each GPIO pin can use MFCFG register to select pin functions. The function table is shown as the following table.

MFCFG[5-0]	Function NAME	FUNCTION DESCRIPTION
00000	LOW	This forces the output to logic low state. Actual output depends on OPOL setting in IOCFG register.
000001	GPIO	8051 GPIO port
000010	SCK	SPI SCK input or output depending on SPI MS setting.
000011	SDI	SPI SDI input corresponding to MI or SI depending on SPI MS setting.
000100	SDO	SPI SDO output corresponding to MO or SO depending on SPI MS setting.
000101	SSN	SPI SSN input or output depending on SPI MS setting.
000110	SSCL	I2C Slave SCL I/O
000111	SSDA	I2C Slave SDA I/O
001000	MSCL	I2C Master SCL I/O
001001	MSDA	I2C Master SDA I/O
001010	TX1	EUART1 TX output
001011	RX1	EUART1 RX input
001100	TX2	EUART2/LIN TX output



RX2	EUART2/LIN RX input
BZ	Buzzer/Melody output
XCLK	External system clock input
Т0	Timer 0 input
T1	Timer 1 input
T2	Timer 2 input
IDX	Quadrature Encoder IDX (Index) input
PHA	Quadrature Encoder PHA (Phase A) input
PHB	Quadrature Encoder PHA (Phase B) input
XCAPT	TCC (Timer Compare/Capture) Capture Input
TC	TCC (Timer Compare/Capture) Terminal Count output
CC	TCC (Timer Compare/Capture) Compare Count output
PWM0	PWM Channel 0 output
PWM1	PWM Channel 1 output
PWM2	PWM Channel 2 output
PWM3	PWM Channel 3 output
PWM4	PWM Channel 4 output
PWM5	PWM Channel 5 output
HIGH	This forces the output to logic high state. Actual output depends on OPOL setting in IOCFG register
PSTX	Proximity Sensor TX output
CLKO	Clock Output
PWM8-L	PWM8 left output
PWM8-R	PWM8 right output
	BZ XCLK T0 T1 T2 IDX PHA PHB XCAPT TC CC PWM0 PWM1 PWM3 PWM4 PWM5 HIGH PSTX CLKO PWM8-L

**** MFCFG[5-0] default is 000000 after reset, thus default state is output logic low.

Note:

There are 16 channels PWM0 to PWM15. The even channel is left-aligned and odd channel is right-aligned. And two of continuous even and odd channels are grouped to map to two GPIO as following. Each can be selected to be even or odd aligned by PWML and PWMR.


GPIO00 and GPIO01 are mapped to PWM0 and PWM1. GPIO02 and GPIO03 are mapped to PWM2 and PWM3. GPIO04 and GPIO05 are mapped to PWM4 and PWM5. GPIO06 and GPIO07 are mapped to PWM6 and PWM7. GPIO10 and GPIO11 are mapped to PWM8 and PWM9. GPIO12 and GPIO13 are mapped to PWM10 and PWM11. GPIO14 and GPIO15 are mapped to PWM12 and PWM13. GPIO16 and GPIO17 are mapped to PWM14 and PWM15. GPIO20 and GPIO21 are mapped to PWM0 and PWM1. GPIO22 and GPIO23 are mapped to PWM2 and PWM3. GPIO24 and GPIO25 are mapped to PWM4 and PWM5. GPIO26 and GPIO27 are mapped to PWM6 and PWM7. GPIO30 and GPIO31 are mapped to PWM8 and PWM9. GPIO32 and GPIO33 are mapped to PWM8 and PWM9.



MEMORY MAP

There are a total 256 bytes internal RAM in CS8977, the same as standard 8052. There are a total 1792 bytes auxiliary RAM allocated in the 8051 extended RAM area at 0x0100h – 0x07FFh. Programs can use "MOVX" instruction to access the XRAM.

There is a 64Kx16 embedded Flash memory for code storage. For CPU program access (Read Only), the lower byte is used for actual access, and the upper byte is used for ECC check. The ECC is performed in nibble bases with each nibble in the high byte corresponding to the nibbles in the low byte. ECC in this case is capable of one-bit correction and two-bit detection for each nibble. This is significantly more robust than 8:5 ECC. ECC check in program access path is in hardware and performed automatically. The embedded Flash can also be accessed through Flash controller. The Flash controller allows both read/write access and is always in 16-bit width with no ECC. For erase operations, the page size of the Flash is in 512x16. There are two 128x16 IFB blocks in the Flash. The first IFB is used for manufacturing and calibration data, and some area as user OTP data. The 2nd IFB is open for user application with no restriction. Also please be noted there are 8-byte of code security key located at the last of user program space to prevent pirate access of information.





REGISTER MAP SFR (0x80 – 0xFF)

The SFR address map maintains maximum compatibilities to most used 8051-like MCU. The following table shows the SFR address map. Since SFR can be accessed by direct addressing mode, registers of built-in peripherals that require fast access are mostly located in SFR. XFR is mainly used for on-chip peripheral control and configurations.

	0	1	2	3	4	5	6	7
0XF0	В	-	=	-	I2CMSA	I2CMCR	I2CMBUF	I2CMTP
0XE0	ACC	-	-	-	-	-	-	-
0XD0	PSW	-	-	-	-	-	-	-
0XC0	-	SBRK1	SCON2	I2CMTO	PMR	STATUS	MCON	ТА
0XB0	P3	SCON1	SCN1X	SFIFO1	SBUF1	SINT1	SBR1L	SBR1H
0XA0	P2	SPICR	SPIMR	SPIST	SPIDATA	SFIFO2	SBUF2	SINT2
0X90	P1	EXIF	WTST	DPX	-	DPX1	-	-
0X80	P0	SP	DPL	DPH	DPL1	DPH1	DPS	PCON
	8	9	A	В	С	D	E	F
0XF8	EXIP	MD0	MD1	MD2	MD3	MD4	MD5	ARCON
0XE8	EXIE	-	MXAX	-	-	-	-	-
0XD8	WDCON	-	DPXR	I2CSCON2	I2CSST2	I2CSADR2	I2CSDAT2	I2CSADR2A
0XC8	T2CON	ТВ	RLDL	RLDH	TL2	TH2	ADCCTLA	T34CON
0XB8	IP	ADCCTLB	ADCL	ADCH	-	-	-	-
0XA8	IE	ADCCFG	-	-	TL4	TH4	TL3	TH3
0X98	-	-	-	ESP	-	ACON	-	WKMASK
0X88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	CKSEL



REGIS	TER MAP	XFR (0xA00	0 – 0xAFF	F <u>)</u>				
	0	1	2	3	4	5	6	7
A000	REGTRM	IOSCITRM	IOSCVTRM	-	-	-	CLKOUT	SOSCTRM
A010	LVDCFG	LVDTHD	LVDHYS	-	TSTMON	FLSHVDD	BSTCMD	RSTCMD
A020	FLSHDATL	FLSHDATH	FLSHADL	FLSHADH	FLSHECC	FLSHCMD	ISPCLKF	FLSHPRTC
A030	FLSHPRT0	FLSHPRT1	FLSHPRT2	FLSHPRT3	FLSHPRT4	FLSHPRT5	FLSHPRT6	FLSHPRT7
A040	NTAFRQL	NTAFRQH	NTADUR	NTAPAU	NTBFRQL	NTBFRQH	NTBDUR	NTBPAU
A050	TCCFG1	TCCFG2	TCCFG3	-	TCPRDL	TCPRDH	TCCMPL	TCCMPH
A060	TCCPTRL	TCCPTRH	TCCPTFL	TCCPTFH	-	-	-	-
A070	QECFG1	QECFG2	QECFG3	-	QECNTL	QECNTH	QEMAXL	QEMAXH
	8	9	A	В	С	D	E	F
A008	APSCFGA	APSCFGB	APSCFGC	APSCFGD	TK3CFGE	PECCCFG	PECCADL	PECCADH
A018	TK3CFGA	TK3CFGB	TK3CFGC	TK3CFGD	TK3HDTYL	TK3HDTYH	TK3LDTYL	TK3LDTYH
A028	TK3BASEL	TK3BASEH	TK3THDL	TK3THDH	TK3PUD	DECCCFG	DECCADL	DECCADH
A038	CMPCFGAB	CMPCFGCD	CMPVTH0	CMPVTH1	DACCFG	CMPST	-	-
A048	BZCFG	NTPOW	NTTU	-	PWM8CF	PWM8CS	PWM8INT	PWM8TRG
A058	-	-	-	-	-	-	-	-
A068	T5CON	TL5	TH5	TT5	-	-	-	-
A078	CCCFG	-	-	-	CCDATA0	CCDATA1	CCDATA2	CCDATA3

	0	1	2	3	4	5	6	7
A080	PWMCFG1	PWMCFG2	PWMCFG3	-	PWM0DTYL	PWM0DTYH	PWM1DTYL	PWM1DTYH
A090	LINCTRL	LINCNTRH	LINCNTRL	LINSBRH	LINSBRL	LININT	LININTEN	-
A0A0	PWMDTY0	PWMDTY1	PWMDTY2	PWMDTY3	PWMDTY4	PWMDTY5	PWMDTY6	PWMDTY7
A0B0	LINTCON	TXDTOL	TXDTOH	RXDTOL	RXDTOH	BSDCLRL	BSDCLRH	BSDWKC
A0C0	FLSHPPT0	FLSHPPT1	FLSHPPT2	FLSHPPT3	FLSHPPT4	FLSHPPT5	FLSHPPT6	FLSHPPT7
A0D0	-	-	-	-	-	-	-	-
A0E0	BPINTF	BPINTE	BPINTC	BPCTRL	-	-	-	-
A0F0	PC1AL	PC1AH	PC1AT	-	PC2AL	PC2AH	PC2AT	-
	8	9	A	В	С	D	Е	F
A088	PWM2DTYL	PWM2DTYH	PWM3DTYL	PWM3DTYH	PWM4DTYL	PWM4DTYH	PWM5DTYL	PWM5DTYH
A098	DBPCIDL	DBPCIDH	DBPCIDT	DBPCNXL	DBPCNXH	DBPCNXT	STEPCTRL	SI2CDBGID
A0A8	PWMDTY8	PWMDTY9	PWMDTY10	PWMDTY11	PWMDTY12	PWMDTY13	PWMDTY14	PWMDTY15
A0B8	BSDACT	-	-	-	-	-	-	-
A0C8	FLSHPTI	-	-	-	-	-	-	-
A0D8	WDT2CF	WDT2L	WDT2H	WDT3CF	WDT3L	WDT3H	-	-
A0E8	-	-	-	-	-	-	-	-
A0F8	-	-	-	-	-	-	-	-

0 1 2 3 4 5 6	7	6	5	4	3	2	1	0		
---------------	---	---	---	---	---	---	---	---	--	--

_



								A Division of
A100	IOCFGO00	IOCFGO01	IOCFGO02	IOCFG003	IOCFGO04	IOCFGO05	IOCFGO06	IOCFGO07
A110	IOCFGI00	IOCFGI01	IOCFGI02	IOCFGI03	IOCFGI04	IOCFGI05	IOCFGI06	IOCFGI07
A120	MFCFG00	MFCFG01	MFCFG02	MFCFG03	MFCFG04	MFCFG05	MFCFG06	MFCFG07
A130	IOCFGO20	IOCFGO21	IOCFGO22	IOCFGO23	IOCFGO24	IOCFGO25	IOCFGO26	IOCFGO27
A140	IOCFGI20	IOCFGI21	IOCFGI22	IOCFGI23	IOCFGI24	IOCFGI25	IOCFGI26	IOCFGI27
A150	MFCFG20	MFCFG21	MFCFG22	MFCFG23	MFCFG24	MFCFG25	MFCFG26	MFCFG27
A160	-	-	-	-	-	-	-	-
A170	-	-	-	-	-	-	-	-
	8	9	A	В	С	D	E	F
A108	IOCFGO10	IOCFGO11	IOCFGO12	IOCFGO13	IOCFGO14	IOCFGO15	IOCFGO16	IOCFGO17
A118	IOCFGI10	IOCFGI11	IOCFGI12	IOCFGI13	IOCFGI14	IOCFGI15	IOCFGI16	IOCFGI17
A128	MFCFG10	MFCFG11	MFCFG12	MFCFG13	MFCFG14	MFCFG15	MFCFG16	MFCFG17
A138	IOCFGO30	IOCFGO31	IOCFGO32	IOCFGO33	-	-	-	-
A148	IOCFGI30	IOCFGI31	IOCFGI32	IOCFGI33	-	-	-	-
		MEDEOO	MEGEOOO	MFCFG33	-	-	-	-
A158	MFCFG30	MFCFG31	MFCFG32	NII CI 055				
A158 A168	MFCFG30 -	MFCFG31	MFCFG32 -	-	-	-	-	-



1. <u>8051 CPU</u>

1.1 CPU Register

ACC (0xE0) Accumulator R/W (0x00)

	7	6	5	4	3	2	1	0
RD	ACC[7-0]							
WR	ACC[7-0]							

ACC is the CPU accumulator register and is involved in direct operations of many instructions. ACC is bit addressable.

B (0xF0) B Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD		B[7-0]						
WR	B[7-0]							

B register is used in standard 8051 multiplication and division instructions and is also used as an auxiliary register for temporary storage. B is also bit addressable.

PSW (0xD0) Program Status Word R/W (0x00)

	7	6	5	4	3	2	1	0
RD	CY	AC	F0	RS1	RS0	OV	UD	Р
WR	CY	AC	F0	RS1	RS0	OV	UD	Р

CY	Carry Flag
AC	Auxiliary Carry Flag (BCD Operations)
F0	General Purpose
RS1, RS0	Register Bank Select
OV	Overflow Flag
UD	User Defined (reserved)
Р	Parity Flag

SP (0x81) Stack Pointer R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	SP[7-0]									
WR	SP[7-0]									

PUSH will result ACC to be written to SP+1 address. POP will load ACC from IRAM with the address of SP.

ESP (0x9B) Extended Stack Pointer R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	ESP[7-0]									
WR	ESP[7-0]									

In FLAT address mode, ESP and SP together form a 16-bit address for stack pointer. ESP holds the higher byte of the 16-bit address.

STATUS (0xC5) Program Status Word RO(0x00)

	7	6	5	4	3	2	1	0	
RD	-	HIP	LIP	-	-	-	-	-	
WR	-	-	-	-	-	-	-		
HIP High Priority (HP) Interrupt Status HIP=0 indicates no HP interrupt. HIP=1 indicates HP interrupt progressing.									
	LIP	Low Priority (LP) Interrupt Status LIP=0 indicates no LP interrupt. LIP=1 indicates LP interrupt progressing.							
:	SPTA1	UART1 Transmit Activity Status SPTA1=0 indicates no UART1 transmit activity.							



	SPTA1=1 indicates UART1 transmit active.
SPRA1	UART1 Receive Activity Status
	SPRA1=0 indicates no UART1 receive activity.
	SPRA1=1 indicates UART1 receive active.
SPTA0	UART0 Transmit Activity Status
	SPTA0=0 indicates no UART0 transmit activity.
	SPTA0=1 indicates UART0 transmit active.
SPRA0	UART0 Receive Activity Status
	SPRA0=0 indicates no UART0 receive activity.
	SPRA0=1 indicates UART0 receive active.

The program should check status conditions before entering SLEEP, STOP, IDLE, or PMM modes to prevent loss of intended functions from delayed entry until these events are finished.

In CS8977, the UART0 and UART1 are not implemented, so the SPTA1, SPRA1, SPTA0, and SPRA0 are reserved.

1.2 Addressing Timing and Memory Modes

The clock speed of an MCU with embedded flash memory is usually limited by the access time of on-chip flash memory. While in modern process technology, the CPU can operate much faster and the access time of flash memory is usually around 40 nanoseconds, which becomes a bottleneck for CPU performance. To mitigate this problem, a programmable wait state function is incorporated to allow faster CPU clock rate to access slower embedded flash memory. The wait state is controlled by WTST register as shown in the following tables.

WTST (0x92) R/W (0x07) TA Protected

	7	6	5	4	3	2	1	0
RD	-	-	-	-	WTST3	WTST2	WTST1	WTST0
WR	-	-	-	-	WTST3	WTST2	WTST1	WTST0
-			<u> </u>					

WTST[3-0] Wait State Control register. WTST sets the wait state in CPU clock period.

5	[3-0] Wait	State Control re	egister. WISI sets	the wait state in CPU clock period.		
	WTST3	WTST2	WTST1	WTST0	Wait State Cycle	
	0	0	0	0	0	
	0	0	0	1	1	
	0	0	1	0	2	
	0	0	1	1	3	
	0	1	0	0	4	
	0	1	0	1	5	
	0	1	1	0	6	
	0	1	1	1	7	
	1	0	0	0	8	
	1	0	0	1	9	
	1	0	1	0	10	
	1	0	1	1	11	
	1	1	0	0	12	
	1	1	0	1	13	
	1	1	1	0	14	
	1	1	1	1	15	

The default setting of the program wait state register after reset is 0x07 and the software must initialize the setting to change the wait state setting. Using a SYSCLK of 4MHz, the WTST can be set to minimum because one clock period is 250ns, which is longer than the typical embedded flash access time. If SYSCLK is above 16MHz, then WTST should be set higher than value 1 to allow enough read access time.

MCON (0xC6) XRAM Relocation Register R/W (0x00) TA Protected

	7	6	5	4	3	2	1	0		
RD	MCON[7-0]									
WR	MCON[7-0]									



MCON holds the starting address of XRAM in 2KB steps. For example, if MCON[7-0] = 0x01, the starting address is 0x001000h. MCON is not meaningful in this chip because it only contains on-chip XRAM and MCON should not be modified from 0x00.

In LARGE mode, addressing is compatible with standard 8051 in 16-bit address. FLAT mode extends the program address to 20-bit and expands the stack space to 16-bit data space. The data space is always 16-bit in either LARGE or FLAT mode.

ACON (0x9D) R/W (0x00) TA Protected

	7	6	5	4	3	2	1	0
RD	-	-	IVECSEL	-	DPXREN	SA	AM1	AM0
WR	-	-	IVECSEL	-	DPXREN	SA	AM1	AM0

ACON is addressing mode control register.

IVECSEL	Interrupt Vector Selection
	INTVSEC=1 maps the interrupt vector to B000 space.
	INTVSEC=0 maps to normal 0x0000 space.
DPXREN	DPXR Register Control Bit.
	If DPXREN is 0, "MOVX, @Ri" instruction uses P2 (0xA0) register and XRAM Address [15-
	8]. If DPXREN is 1, DPXR (0xDA) register and XRAM Address [15-8] is used.
SA	Extended Stack Address Mode Indicator. This bit is read-only.
	0 – 8051 standard stack mode where stack resides in internal 256-byte memory
	1 – Extended stack mode. Stack pointer is ESP:SP in 16-bit addressing to data space.
AM1, AM0	AM1 and AM0 Address Mode Control Bits
	00 – LARGE address mode in 16-bit
	1x – FLAT address mode with 20-bit program address

1.3 MOVX A, @Ri Instructions

DPXR (0xDA) R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	DPXR[7-0]									
WR	DPXR[7-0]									

DPXR is used to replace P2[7-0] for high byte of XRAM address bit[15-7] for "MOVX, @Ri" instructions only if DPXREN=1.

MXAX (0xEA) MOVX Extended Address Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	MXAX[7-0]									
WR	MXAX[7-0]									

MXAX is used to provide top 8-bit address for "MOVX @Ri" instructions only. MXAX does not affect other MOVX instructions.

When accessing XRAM using "MOVX, @DPTR" instruction, the address of XRAM access is formed by DPHi:DPLi depending on which data pointer is selected. Another form of MOVX instruction is "MOVX, @Ri". This instruction provides an efficient programming method to move content within a 256-byte data block. In "@Ri" instruction, the XRAM address [15-7] can be derived from two sources. If ACON.DPXREN = 0, the high order address [15-8] is from P2 (0xA0), if ACON.DPXREN = 1, the high order address is from DPXR (0xDA) register.

The maximum addressing space of XRAM is up to 16MB, and thus it requires 24-bit address. For "MOVX, @DPTR", the XRAMADDR [23-16] is from either DPX (0x93) or DPX1 (0x95) depending on which data pointer is selected. For "MOVX, @Ri", the XRAMUADDR [23-16] is from MXAX (0xEA) register.

1.4 Dual Data Pointers and MOVX operations

In standard 8051, there is only one data pointer DPH:DPL to perform MOVX. The enhanced CPU provides 2nd data pointer DPH1:DPL1 to speed up the move, or to copy data block. The active DPTR is selected by setting DPS (Data Pointer Select) register. Through the control of DPS, efficient programming can be achieved.

DPS (0x86) Data Pointer Select R/W (0x00)

	7	6	5	4	3	2	1	0
RD	ID1	ID0	TSL	-	-	-	-	SEL



WR	ID1	ID0	TSL	-	-	-	-	SEL
	ID[1:0]	has incre	ement DPTR	instruction. ID	struction of DF 1-0] changes t DPTR when "IN	he definitions	of "INC DPTF	R" instruction
			ID1 II	00	SEL=0	S	SEL=1	
			0	0	INC DPTR	INC	DPTR1	
			0	1	DEC DPTR	INC	DPTR1	
			1	0	INC DPTR	DE	C DPTR1	
			1	1	DEC DPTR	DE	C DPTR1	
	TSL SEL	toggled v DPTR se the state	when DPTR is election bit. S	s used in an in et to select DF d TSL after DF	election. When struction and e TR1, and clea TR is used in	executed. r to select DP	TR. SEL is als	so affected by

DPL (0x82) Data Pointer Low R/W (0x00)

	7	6	5	4	3	2	1	0
RD		DPL[7-0]						
WR	DPL[7-0]							

DPL register holds the low byte of data pointer, DPTR.

DPH (0x83) Data Pointer High R/W (0x00)

	7	6	5	4	3	2	1	0
RD		DPH[7-0]						
WR	DPH[7-0]							

DPH register holds the high byte of data pointer, DPTR.

DPL1 (0x84) Extended Data Pointer Low R/W (0x00)

	7	6	5	4	3	2	1	0
RD		DPL1[7-0]						
WR	DPL1[7-0]							

DPL1 register holds the low byte of extended data pointer 1, DPTR1.

DPH1 (0x85) Extended Data Pointer High R/W (0x00)

	7	6	5	4	3	2	1	0
RD		DPH1[7-0]						
WR	DPH1[7-0]							

DPH1 register holds the high byte of extended data pointer 1, DPTR1.



DPX (0x93) Data Pointer Top R/W (0x00)

	7	6	5	4	3	2	1	0
RD		DPX[7-0]						
WR	DPX[7-0]							

DPX is used to provide top 8-bit address of DPTR for addresses above 64KB. The lower 16-bit address is formed by DPH and DPL. DPX is not affected in LARGE mode and will form a full 24-bit address in FLAT mode, meaning auto increment and decrement when DPTR is changed. DPX value has no effect if on-chip data memory is less than 64KB.

DPX1 (0x95) Extended Data Pointer Top R/W (0x00)

	7	6	5	4	3	2	1	0
RD	DPX1[7-0]							
WR	DPX1[7-0]							

DPX1 is used to provide top 8-bit address of DPTR for addresses above 64KB. The lower 16-bit address is formed by DPH1 and DP1L. DPX1 is not affected in LARGE mode and will form a full 24-bit address in Flat mode, meaning auto increment and decrement when DPTR is changed. DPX1 value has no effect if on-chip data memory is less than 64KB.

1.5 Interrupt System

The CPU implements an enhanced Interrupt Control that allows total 15 interrupt sources and each with two programmable priority levels. The interrupts are sampled at rising edge of SYSCLK. If interrupts are present and enabled, the CPU enters interrupt service routine by vectoring to the highest priority interrupt. Of the 15 interrupt sources, 7 of them are from CPU internal integrated peripherals, 6 of them are for on-chip external peripherals, and 2 of them are used for external pin interrupt expansion. When an interrupt is shared, the interrupt service routine must decide which source is requesting the interrupt by examining the corresponding interrupt flags of sharing peripherals.

The following table shows the interrupt sources and corresponding interrupt vectors. The Flag Reset column shows whether the corresponding interrupt flag is cleared by hardware (self-cleared) or software. The software can only clear the interrupt flag but not set the interrupt flag. The Natural Priority column shows the inherent priority if more than one interrupts are assigned to the same priority level. Please be noted that the interrupts assigned with higher priority levels always get serviced first compared with interrupts assigned with lower priority levels regardless of the natural priority sequence.

Interrupt	Peripheral Source Description	Vectors (*Note) IVECSEL=0/1	FLAG RESET	Natural Priority
PINT0	Expanded Pin INT0.x	0x0003/0xX003	Software	1
TF0	Timer 0	0x000B/0xX00B	Hardware	2
PINT1	Expanded Pin INT1.x	0x0013/0xX013	Software	3
TF1	Timer 1	0x001B/0xX01B	Hardware	4
INT_EUART1	EUART1	0x0023/0xX023	Software	5
TF2	Timer 2	0x002B/0xX02B	Software	6
INT_EUART2	EUART2/LIN/LIN_FAULT	0x0033/0xX033	Software	7
I2CM	I ² C Master	0x003B/0xX03B	Software	8
INT2	LVT	0x0043/0xX043	Software	9
INT3	Touch Key/ACMP	0x004B/0xX04B	Software	10
INT4	ADC	0x0053/0xX053	Software	11
WDIF	Watchdog WDT1	0x005B/0xX05B	Software	12
INT6	PWM/TCC/QE/PWM8	0x0063/0xX063	Software	13
INT7	SPI/I2C Slave	0x006B/0xX06B	Software	14
INT8	T3/T4/T5/BZ	0x0073/0xX073	Software	15
ECC	PECC/DECC/WDT2	0x007B/0xX07B	Software	0
BKP	Break Point	0xX080	Software	0
DBG	I2CS Debug	0xX0C0	Software	0



* Note: When IVECSEL=1, the interrupt vector is relocated to the top available 4KB memory space for boot code usage. Therefore, X=F, for 64K, X=B for 48K, X=7 for 32K, and X=3 for 16K program memory size. In addition to the 15 peripheral interrupts, there are two highest priority interrupts associated with debugging and break point. DBG interrupt is generated when I²C slave is configured as a debug port and a debug request from the host matches the debug ID. BKP interrupt is generated when break point match condition occurs. DBG has higher priority than BKP. The BKP and DBG interrupts are not affected by global interrupt enable EA bit of IE register (0xA8).

The interrupt related registers are listed in the following. Each interrupt can be individually enabled or disabled by setting or clearing corresponding bits in IE, EXIE and integrated peripherals' control registers.

	7	6	5	4	3	2	1	0
RD	EA	ES2	ET2	ES0	ET1	PINT1EN	ET0	PINT0EN
WR	EA	ES2	ET2	ES0	ET1	PINT1EN	ET0	PINT0EN

IE (0xA8) Interrupt Enable Register R/W (0x00)

	-				
EA	Global Int	errupt Enable	bit.		
ES2	LIN-capat	ole16550-like	EUART2 Inte	rrupt Enable b	oit.
ET2	Timer 2 Ir	nterrupt Enabl	e bit.		
ES0	EUART 1	Interrupt Ena	ble bit.		
ET1	Timer 1 Ir	nterrupt Enabl	e bit.		
PINT1EN	Pin PINT1	1.x Interrupt E	nable bit.		
ET0	Timer 0 Ir	nterrupt Enabl	e bit.		
PINT0EN	Pin PINT(D.x Interrupt E	nable bit.		

EXIE (0xE8) Extended Interrupt Enable Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	EINT8	EINT7	EINT6	EWDI	EINT4	EINT3	EINT2	EI2CM
WR	EINT8	EINT7	EINT6	EWDI	EINT4	EINT3	EINT2	EI2CM

EINT8	INT8 Interrupt Enable bit.
EINT7	INT7 Interrupt Enable bit.
EINT6	INT6 Enable bit.
EWD1	Watchdog Timer Interrupt Enable bit.
EINT4	INT4 Interrupt Enable bit.
EINT3	INT3 Interrupt Enable bit.
EINT2	INT2 Interrupt Enable bit.
EI2CM	I ² C Master Interrupt Enable bit.

Each interrupt can be individually assigned to either high or low. When the corresponding bit is set to 1, it indicates it is of high priority.

IP (0xB8) Interrupt Priority Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD	-	PS2	PT2	PS0	PT1	PX1	PT0	PX0			
WR	-	PS2 PT2 PS0 PT1 PX1 PT0 PX									
	PS2	LIN-capable 16550-like EUART2 Priority bit.									
	PT2	Timer 2 Priority bit.									
	PS0	EUART 1 Priority bit.									
	PT1	Timer 1 Priority bit.									
	PX1	Pin Interrupt INT1 Priority bit.									
	PT0	Timer 0 Priority bit.									
PX0 Pin Interrupt INT0 Priority bit.											



EXIP (0xF8) Extended Interrupt Priority Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	PINT8	PINT7	PINT6	PWDI	PINT4	PINT3	PINT2	PI2CM
WR	PINT8	PINT7	PINT6	PWDI	PINT4	PINT3	PINT2	PI2CM
	PINT8	INT8 Pric	rity bit.					
	PINT7 INT7 Priority bit.							
	PINT6	INT6 Pric	rity bit.					
	PWDI	Watchdo	g Priority bit.					
	PINT4	INT4 Pric	rity bit.					
	PINT3	INT3 Pric	rity bit.					
	PINT2 INT2 Priority bit.							
	PI2CM I ² C Master Priority bit.							

EXIF (0x91) Extended Interrupt Flag R/W (0x00)

	7	6	5	4	3	2	1	0
RD	INT8F	INT7F	INT6F	-	INT4F	INT3F	INT2F	I2CMIF
WR	-	-	-	-	-	-	-	I2CMIF
	INT8F	INT8 Flag	ı bit					

	INTO Flag bit
INT7F	INT7 Flag bit
INT6F	INT6 Flag bit
INT4F	INT4 Interrupt Flag bit
INT3F	INT3 Flag bit
INT2F	INT2 Flag bit
I2CMIF	I ² C Master Interrupt Flag bit. This bit must be cleared by software.
Note:	Writing to INT2F to INT8F has no effect.

The interrupt flags of internal peripherals are stored in the corresponding flag registers in the peripheral and EXIF registers. These peripherals include T0, T1, T2, and WDT. Software needs to clear the corresponding flags located in the peripherals (for T0, T1, and T2, and WDT). For I2CM, the interrupt flag is located in the EXIF register bit I2CMIF. This needs to be cleared by software.

INT2 to INT8 are used to connect to the external peripherals. INT2F to INT8F are direct equivalents of the interrupt flags from the corresponding peripherals. These peripherals include Timer 3, Timer 4, Timer 5, Buzzer, SPI, I2CS, PWMx, TCC, QE, ADC, TKC3 and etc.

	7	6	5	4	3	2	1	0	
RD	WEINT8	WEINT7	WEINT6	WEINT4	WEINT3	WEINT2	WEPINT1	WEPINT0	
WR	WEINT8	WEINT7	WEINT6	WEINT4	WEINT3	WEINT2	WEPINT1	WEPINT0	
	WEINT8 Set this bit to allow INT8 to trigger the wake up of CPU from STOP modes.								
	WEINT7	Set this b	it to allow INT	7 to trigger th	e wake up of	CPU from ST	OP modes.		
	WEINT6 Set this bit to allow INT6 to trigger the wake up of CPU from STOP modes.								
	WEINT4 Set this bit to allow INT4 to trigger the wake up of CPU from STOP modes.								
	WEINT3	Set this b	it to allow INT	3 to trigger th	e wake up of	CPU from ST	OP modes.		

WEPINT0 Set this bit to allow INT0 to trigger the wake up of CPU from STOP modes. WKMASK register defines the wakeup control of the interrupt signals from the STOP mode. The wake-up is performed by these interrupts and the internal oscillator is turned on and SYSCLK resumes if enabled. The interrupt can be set as a level trigger or an edge trigger and the wake-up always runs in accordance with the edge. Please be noted the wake-up control is wired separately from the interrupt logic, and therefore after waking up, the CPU does not necessarily enter the interrupt service routine if the corresponding interrupt is not enabled. In this case, the CPU continues onto the next instruction, which initiates the STOP mode. Extra attention should be exerted as designing the exit and re-entry of modes to ensure proper operation.

Set this bit to allow INT2 to trigger the wake up of CPU from STOP modes.

Set this bit to allow INT1 to trigger the wake up of CPU from STOP modes.

Please be noted that all clocks are stopped in STOP/SLEEP mode. Hence, the peripherals that require clock such as Timer 3, Timer 4, Buzzer, SPI, PWMx, EUART1, ADC and LVD cannot perform wake-up function. Only external pins and peripherals that do not require a clock or use SOSC32KHz clock, can be used for wake up purposes. Such peripherals are like I2CS2, LIN, WDT2, Timer 5, and TKC3

WEINT2

WEPINT1



PINTO and PINT1 are used for external GPIO pin Interrupts. All GPIO pin can be enabled to generate the PINT0 or PINT1 depending on its MFCFG register setting. Each GPIO pin also contains the rising/falling edge detections and either one or both edges can be used for interrupt triggering. The same signaling can be used for generating wake-up.

TCON (0x88) R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	TF1	TR1	TF0	TR0	PINT1F	-	PINT0F	-		
WR	-	TR1	-	TR0	PINT1F	-	PINT0F	-		
	TF1	Timer 1 Interrupt Flag bit. TF1 is cleared by hardware when entering the interrupt routine.								
	TR1	Timer 1 Run Control bit. Set to enable Timer 1.								
	TF0	Timer 0 Ir	nterrupt Flag.	TF0 is cleared	d by hardware	when enterin	g the interrup	t routine.		
	TR0	Timer 0 R	un Control bi	t. Set to enabl	le Timer 0.					
PINT1F Pin INT1 Interrupt Flag bit.										
PINTOF Pin INTO Interrupt Flag bit.										
		•								

1.6 <u>Register Access Control</u>

One important aspect of the embedded MCU is its reliable operations under a harsh environment. Many system failures result from the accidental loss of data or changes of critical registers that may lead to catastrophic effects. The CPU provides several protection mechanisms, which are described in this section.

TA (0xC7) Time Access Control Register A R/W (xxxxxx0)

	7	6	5	4	3	2	1	0
RD	-	-	-	-	-	-	-	TASTAT
WR		TA Register						

TA access control emulates a ticket that must be purchased before modifying a critical register. To modify or write into a TA protected register, TA must be accessed in a predefined sequence to obtain the ticket. The ticket is used when an intended modification operation is done to the TA protected register. To obtain the next access a new ticket must be obtained again by performing the same predefined sequence on TA. TA does not limit the read access of the TA protect registers. The TA protected register includes WDCON (0xD8), MCON (0xC6), and ACON (0x9D) registers. The following predefined sequence is required to modify the content of MCON.

MOV TA, #0xAA;

MOV TA, #0x55;

MOV MCON, #0x01;

Once the access is granted, there is no time limitation of the access. The access is voided if any operation is performed in TA address. When read, TASTAT indicates whether TA is locked or not (1 indicates "unlock" and 0 indicates "lock").

TB (0xC9) Time Access Control Register B R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	-	-	-	-	-	-	-	TBSTAT	
WR		TB Register							

TB access control functions are like TA control, except the ticket is for multiple uses with a time limit. Once access is granted, the access is open for 256 clock periods and then expires. The software can also read TB address to obtain the current TB status. The TB protected registers are marked on the register names and descriptions. To modify registers with TB protection, the following procedure must be performed.

MOV TB, #0xAA

MOV TB, #0x55

This action creates a timed window of 256 SYSCLK periods to allow write access of these TB protected registers. If any above-mentioned sequences are repeated before the 128 cycles expires, a new 128-cycle is extended. The current 256 cycles can be terminated immediately by writing #0x00 to TB registers, such as

MOV TB, #0x00

It is recommended to terminate the TB access window once the user program finishes the modifications of TB protected registers.

Because TA and TB are critical reassurance of the reliable operation of the MCU that prevents accidental hazardous uncontrollable modifications of critical registers, the operation of these two registers should bear extreme cautions. It is strongly advised that these two registers should be turned on only when needed. Both registers use



synchronous CPU clock, and therefore it is imperative that any running tasks of TA and TB should be terminated before entering IDLE mode or STOP mode. Both modes turn off the CPU clock and, if TA and TB are enabled, they stay enabled until the CPU clock resumes thus may create vulnerabilities for critical registers.

Another reliability concern of embedded Flash MCU is that the important content on the Flash can be accidentally erased. This concern is addressed by the content protection in the Flash controller.

1.7 <u>Clock Control and Power Management Modes</u>

This section describes the clock control and power saving modes of the CPU and its integrated peripherals. The settings are controlled by PCON (0x87) and PMR (0xC4) registers. The register description is defined as following.

PCON (0x87) R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	SMOD0	-	-	-	-	-	-	-	
WR	SMOD0	-	-	-	-	SLEEP	STOP	IDLE	
SMOD0 UART 0 Baud Rate Control. This is used to select double baud rate in mode 1, 2 or 3 fo UART 0 using Timer 1 overflow. This definition is the same as standard 8051. SMOD0 reserved because UART 0 is not supported in this chip.									
SLEEP Sleep Mode Control Bit. When this bit and the Stop bit are set to 1, the clock of the CF all peripherals is disabled and enters SLEEP mode. The SLEEP mode exits when non clocked interrupts or resets occur. Upon exiting SLEEP mode, Sleep bit and Stop bit in PCON is automatically cleared. In terms of power consumption, the following relations applies: IDLE mode > STOP mode > SLEEP mode. SLEEP mode is the same as STC mode, except it also turns off the band gap and the regulator. It uses a very low powe back-up regulator (< 5uA). When waking up from SLEEP mode, it takes longer time (< IOSC clock cycles, compared with STOP mode) because the regulator requires more to stabilize.								vhen non- Stop bit in J relationship e as STOP ow power er time (< 64	
	STOP	STOP mo non-clock	de if the Slee	p bit is in the	the CPU and reset state. Th on exiting STC	he STOP mod	de can only be	e terminated by	
IDLE Idle Bit. If the IDLE bit is set, the system goes into IDLE mode. In Idle mode, CPU cloc becomes inactive and the CPU and its integrated peripherals such as WDT1, and T0/T are reset. But the clocks of CPU and external peripherals like T3/T4/T5, PWMx, ADC, EUART1, LIN-capable16550-like EUART2, SPI, I ² C slave, WDT2, WDT3 and the othe still active. This allows the interrupts generated by these peripherals and external inter to wake up the CPU. The exit mechanism of IDLE mode is the same as STOP mode. I is automatically cleared at the exit of the IDLE mode.									

PMR (0xC4) R/W (010xxxxx)

	7	6	5	4	3	2	1	0
RD	CD1=0	CD0	SWB	-	-	-	-	-
WR	-	CD0	SWB	-	-	-	-	-

CD1, CD0	CD1=0, ft mode whe that in PM EUART2,	ull speed oper ere CPU and IM mode, all WDT, and T	integrated per 0/T1/T2 run at	ect. When CD peripherals of ipherals such this reduced	0=1, and CD1 perate at a clo as UART0, Ll rate, and thus	=1, the CPU ock rate divide N-capable 16 may not fund	enters PMM ed by 257. Note
		• •	to CPU still o	•	•		
NOTE:	CD1 is int	ternally hardw	/ired to 0. Thi	s function is n	ot supported	in PMM mode	રે.
SWB			t. Setting this back to norm			cur in integra	ated peripheral
NOTE:	This funct	tion is not sup	ported in PMI	M mode.			

CKSEL (0x8F) System Clock Selection Register R/W (0x0C) TB Protected

	7	6	5	4	3	2	1	0
RD	IOSCDIV[3-0]				-	-	CLKSEL[1]	CLKSEL[0]
WR	IOSCDIV[3-0]				REGRDY[1]	REGRDY[0]	CLKSEL[1]	CLKSEL[0]
	IOSCDIV[3-0] IOSC Pre-Divider. Default is IOSC/32.							



IOSCDIV[3-0]	SYSCLK
0	IOSC
1	IOSC/2
2	IOSC/4
3	IOSC/6
4	IOSC/8
5	IOSC/10
6	IOSC/12
7	IOSC/14
8	IOSC/16
9	IOSC/32
10	IOSC/64
11	IOSC/128
12	IOSC/256
13	IOSC/256
14	IOSC/256
15	IOSC/256
labe un delau time fen main r	a sulatan stable tine a fusue na ast an fu

REGRDY[1-0]

Wake up delay time for main regulator stable time from reset or from sleep mode wakeup. Default is the longest delay at 256 SOSC32KHz.

	igest delay at 2	-50 000052NH2.
REGRDY[1]	REGRDY[0]	Delay time
0	0	8 SOSC32KHz cycle
0	1	16 SOSC32KHz cycle
1	0	64 SOSC32KHz cycle
1	1	256 SOSC32KHz cycle

CLKSEL[1-0]

Clock Source Selection

These two bits define the clock source of the system clock SYSCLK. The selections are shown in the following table. The default setting after reset is IOSC.

1		noning tablet	The deladit cotting alter recet to rece
	CLKSEL[1]	CLKSEL[0]	SYSCLK
	0	0	IOSC (through divider)
	0	1	SOSC32KHz
	1	0	IOSC (through divider)
	1	1	XCLKIN

WKMASK (0x9F) Wake-Up Mask Register R/W (0xFF) TB Protected

-	· ·		-					
	7	6	5	4	3	2	1	0
RD	WEINT8	WEINT7	WEINT6	WEINT4	WEINT3	WEINT2	WEPINT1	WEPINT0
WR	WEINT8	WEINT7	WEINT6	WEINT4	WEINT3	WEINT2	WEPINT1	WEPINT0
WEINT8 Set this bit to allow WEINT7 Set this bit to allow					•			
	WEINT6	Set this bit to allow INT7 to trigger the wake up of CPU from STOP modes. Set this bit to allow INT6 to trigger the wake up of CPU from STOP modes.						
	WEINT4			4 to trigger th	•			
	WEINT3 WEINT2	Set this bit to allow INT3 to trigger the wake up of CPU from STOP modes. Set this bit to allow INT2 to trigger the wake up of CPU from STOP modes.						
WEPINT1 Set this bit to allow INT1 to trigger the wake up of CPU from STOP modes.								
	WEPINT0			0 to trigger th	•		OP modes.	

WKMASK register defines the wake up control of the interrupt signals from the STOP/SLEEP mode. The wake-up is performed by these interrupts and the internal oscillator is turned on and SYSCLK resumes if enabled. The interrupt can be set as a level trigger or an edge trigger and the wake-up always runs in accordance with the edge. The wake-up control is wired separately from the interrupt logic, therefore, after waking up, the CPU does not necessarily enter



the interrupt service routine if the corresponding interrupt is not enabled. In this case, the CPU continues onto the next instruction, which initiates the STOP/SLEEP mode. Extra attention should be taken as designing the exit and re-entry of modes to ensure proper operation.

All clocks are stopped in STOP or SLEEP modes, and therefore peripherals require clock such as I²C slave, UARTx, ADC, LVD, and T3/T4 cannot perform wake-up function. Only external pins and peripherals that do not require a clock can be used for wake up purposes. Such peripherals are TKC3, LIN Wakeup and Timer5 with SOSC32KHz.

IDLE Mode

IDLE mode provides power saving by stopping SYSCLK to CPU and its integrated peripherals while other peripherals are still in operation with SYSCLK. Hence other peripherals still function normally and can generate interrupts that wake up the CPU from IDLE mode. The IDLE mode is enabled by setting IDLE bit to 1.

When the CPU is in idle mode, there is no any processing. All integrated internal peripherals such as T0/T1/T2, and I²C Master are inaccessible during idling. The IDLE mode can be exited by hardware reset or by external interrupts as well as the interrupts from external peripherals that are OR-ed with the external interrupts. The triggering external interrupts need be enabled properly. Upon exiting from IDLE mode, the CPU resumes operation as the clock is being turned on. CPU immediately vectors to the interrupt service routine of the corresponding interrupt sources that wake up the CPU. When the interrupt service routine completes, RETI returns to the program and immediately follows the one that invokes the IDLE mode. Upon returning from IDLE mode to normal mode, idle bit in PCON is automatically cleared.

STOP Mode

STOP mode provides further power reduction by stopping SYSCLK to all circuits. In STOP mode, IOSC oscillator is disabled. STOP mode is entered by setting STOP = 1. To achieve minimum power consumption, it is essential to turn off all peripherals with DC current consumption. It is also important that the software switches to the IOSC clock and disables all other clock generator before entering STOP mode. This is critical to ensure a smooth transition when resuming back to its normal operations. Upon entering STOP mode, the system uses the last edge of IOSC clock to shut down the IOSC clock generator.

Valid interrupt/wakeup event or reset will result the exit of STOP mode. Upon exit, STOP bit is cleared by hardware and IOSC is resumed. The triggering interrupt source must be enabled and its Wake-up bit is set in the WKMASK register. As CPU resumes, the normal operation applies the previous clock settings. When an interrupt occurs, the CPU immediately vectors to the interrupting service routine of the corresponding interrupt source. When the interrupt service routine completes, RETI returns to the program immediately to execute the instruction that invokes the STOP mode.

The on-chip 1.5V regulator for core circuits is still enabled along with its reference voltage. As the result, the power consumption due to the regulator and its reference circuit is still around 500uA. The advantage of STOP mode is its immediate resumption of the CPU.

SLEEP Mode

SLEEP mode achieves very low standby consumption by putting the on-chip 1.5V regulator in disabled state. An ultra-low power 1.3V backup regulator supplies the internal core circuit and maintains the logic state and SRAM data. The total current drain in SLEEP mode is less than 1.5uA. Only the backup regulator and the SOSC32KHz circuit are still in operation in SLEEP mode.

The exit of SLEEP mode is the same interrupt/wakeup event as in STOP mode, and, in addition, the on-chip regulator is enabled. SYSCLK is resumed after a delay set by REGRDY (clocked by SOSC32KHz). REGRDY delay is necessary to ensure stable operation of the regulator. The larger the decoupling capacitance, the longer delay should be set.


Clock Control

The clock selection is defined by CKSEL register (0x8F). There are three selections from divided IOSC, SOSC32KHz or XCLKIN. The default selection is divided IOSC. Typical power consumption of CPU is 0.3mA/MHZ.

1.8 Watchdog Timer

The Watchdog Timer is a 30-bit timer that can be used by a system supervisor or as an event timer. The Watchdog timer can be used to generate an interrupt or to issue a system reset depending on the control settings. This section describes the register related to the operation of Watchdog Timer and its functions. The following diagram shows the structure of the Watchdog Timer. Please be noted: WDT shares the same clock with the CPU, and thus WDT is disabled in IDLE mode or STOP mode. However, it runs at a reduced rate in PMM mode.





WDCON (0xD8) WDT1 Interrupt Flag Register R/W (0x02) TA Protected

	7	6	5	4	3	2	1	0
RD	-	-	-	-	WDIF	WTRF	EWT	-
WR	-	-	-	-	WDIF	WTRF	EWT	RWT
	WDIF	 WDT Interrupt Flag bit. This bit is set when the session expires regardless of a WDT1 interrupt is enabled or not. Please be noted: WDT1 interrupt enable control is located in EXIE (0xE8).4 EWDI bit. It must be cleared by software. WDT1 Reset Flag bit. WDRF is cleared by hardware reset including RSTN, POR, etc. WTRF is set to 1 after a WDT1 reset occurs. It can be cleared by software. WTRF can be used by software to determine if a WDT1 reset has occurred. Watchdog Timer Reset Enable bit. Set this bit to enable the watchdog reset function. The default WDT1 reset is enabled and WDT1 timeout is set to maximum. Reset the Watchdog timer. Writing 1 to RWT resets the WDT1 timer. RWT bit is not a register and does not hold any value. The clearing action of Watchdog timer is protected by 						
	EWT Watchdog Timer Reset Enable bit. Set this bit to enable the watchdog reset function. The							unction. The
	RWT	register a TA acces RWT bit t	nd does not h s. In another	old any value word, to clea	e. The clearing r Watchdog til	g action of Wa mer, TA must	atchdog timer be unlocked	

CKCON (0x8E) Clock Control and WDT1 R/W (0xC7)

	()								
	7	6	5	4	3	2	1	0	
RD	WD1	WD0	T2CKDCTL	T1CKDCTL	T0CKDCTL	WD2	-	-	
WR	WD1	WD0	T2CKDCTL	T1CKDCTL	T0CKDCTL	WD2	-	-	
T	 T2CKDCTL Timer 2 Clock Source Division Factor Control Flag. Setting this bit to 1 sets the Timer 2 division factor to 4, and the Timer 2 clock frequency equals CPU clock frequency divided by 4. Setting this bit to 0 (the default power on value) sets the Timer 2 division factor to 12, the Timer 2 clock frequency equals CPU clock frequency divided by 12. T1CKDCTL Timer 1 Clock Source Division Factor Control Flag. Setting this bit 1 sets the Timer 1 								
Ţ	FOCKDCTL								
V	WD[2-0]				ue of WDT1 a fault is set to r		g table. The t	imeout value i	
		WD2	WD1	WD0	Timeou	ut Value			
		0	0	0	131	072			
		0	0	1	104	8576			
		0	1	0	838	8608			



0	1	1	67108864
1	0	0	134217728
1	0	1	268435456
1	1	0	536870912
1	1	1	1073741824

A second 16-bit Watchdog Timer (WDT2) clocked by the independent nonstop SOSC32KHz is included. WDT2 can be used to generate interrupt/wakeup timing from STOP/SLEEP mode, or generate software reset.

WDT2CF (0xA0D8h) Watchdog Timer 2 Configure Registers R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0
RD		WDT2REN	WDT2RF	WDT2IEN		3 2 1 WDT2CS[2-0] WDT2CS[2-0]		WDT2IF
WF	WDT2CLR	WDT2REN	WDT2RF	WDT2IEN	WDT2CS[2-0]			WDT2IF
	WDT2CLR	WDT2 Co	unter Clear					

WD12CLR	WD12 Counter Cl	ear						
	Writing "1" to WD	Γ2CLR clears the WDT2 count	t to 0. It is self-cleared by hardware.					
WDT2REN	WDT2 Reset Enal	ble						
	WDT2REN=1 con	figures WDT2 to perform softw	vare reset.					
WDT2RF	WDT2 Reset Flag							
	WDT2RF is set to	"1" after a WDT2 reset occurs	s. This must be cleared by writing "0".					
WDT2IEN	WDT2 Interrupt Er	nable						
	WDT2IEN=1 enab	oles WDT2 interrupt.						
WDT2CS[2-0]	WDT2 Clock Scaling							
	WDT2CS[2-0]	Clock SOSC32KHz Divider	WDT2Period					
	000	2^8	8 msec					
	001	2^9	16 msec					
	010	2^10	32 msec					
	011	2^11	64 msec					
	100	2^12	128 msec					
	101	2^13	256 msec					
	110	2^14	512 msec					

WDT2IF

111 WDT2 Interrupt Flag

WDT2IF is set to "1" after a WDT2 interrupt. This must be cleared by writing "0". Please be noted the longest effective time WDT2 can be set is approximately 18 hours.

2^15

1024 msec

WDT2L (0xA0D9h) Watchdog Timer 2 Time Out Value Low Byte RW (0xFF) TB Protected

	7	6	5	4	3	2	1	0						
RD				WDT2C	NT[7-0]									
WR				WDT	2[7-0]			WDT2[7-0]						

WDT2H (0xA0DAh) Watchdog Timer 2 Time Out Value High Byte RW (0x0F) TB Protected

-												
	7	6	5	4	3	2	1	0				
RD	WDT2CNT[15-8]											
WR				WDT2	2[15-8]	WDT2[15-8]						

WDT2L and WDT2H hold the timeout value for watchdog timer 2. When the counter reaches WDT2 timeout value, an interrupt or reset is generated. Reading this register returns the current count value.

A third Watchdog Timer (WDT3) is also included for further enhancement of fault recovery. WDT3 cannot be disabled in normal mode. It can be disabled only in SLEEP mode if SLEEPDIS[2-0] = 3'b101. WDT3 is clocked 4 times slower than WDT2, and is also set by WDT2CS[2-0].

WDT2CS[2-0]	Clock SOSC32KHz Divider	WDT3 Period
000	2^12	32 msec
001	2^13	64 msec
010	2^14	128 msec
011	2^15	256 msec



100	2^16	512 msec
101	2^17	1024 msec
110	2^18	2048 msec
111	2^19	4096 msec

Therefore, the longest time of WDT3 is about 72 hours (4 second times 2^16).

WDT3CF (0xA0DBh) Watchdog Timer 3 Configure Registers R/W (0xD1) TB Protected

	7	6	5	4	3	2	1	0
RD	-	05	SLEEPDIS[2-0)]	-			WDT3RF
WR	WDT3CLR	S	SLEEPDIS[2-0)]	-			WDT3RF

WD13CLR	WD13 Counter Clear
	Writing "1" to WDT3CLR clears the WDT3 count to 0. It is self-cleared by hardware.
SLEEPDIS[2-0]	Stop WDT3 increment in STOP/SLEEP mode
	SLEEPDIS[2-0] = 3b'101 stops WDT3 in STOP/SLEEP mode.
WDT3RF	WDT3 Reset Flag
	WDT3RF is set to "1" after a WDT3 reset occurs. This must be cleared by writing "0".

WDT3L (0xA0DCh) Watchdog Timer 3 Timeout Value Low Byte R/W (0x3F) TB Protected

	7	6	5	4	3	2	1	0		
RD	WDT3CNT[7-0]									
WR	WDT3[7-0]									

WDT3H (0xA0DDh) Watchdog Timer 3 Timeout Value High Byte R/W (0x00) TB Protected

	7	6	5		4	3	2	1	(
RD			WDT3CNT[15-8]									
WR			WDT3[15-8]									

WDT3L and WDT3H hold the timeout value for watchdog timer 3. When the counter reaches WDT3 timeout value, a reset is generated. Reading this register returns the current count value.

1.9 System Timers – T0 and T1

The CPU contains three 16-bit timers/counters, Timer 0, Timer 1 and Timer 2. In timer mode, Timer 0, Timer 1 registers are incremented every 12 SYSCLK period when the appropriate timer is enabled. In the timer mode, Timer 2 registers are incremented every 12 or 2 SYSCLK period (depending on the operating mode). In the counter mode, the timer registers are incremented every falling edge on their corresponding inputs: T0, T1, and T2. These inputs are read every SYSCLK period.

Timer 0 and Timer 1 are fully compatible with the standard 8051. Timer 0 and 1 are controlled by TCON (0x88) and TMOD (0x89) registers while each timer consists of two 8-bit registers TH0 (0x8C), TL0 (0x8A), TH1 (0x8D), TL1 (0x8B).

TCON (0x88h) Timer 0 and 1 Configuration Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0		
WR	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0		
TF1 Timer 1 Overflow Interrupt Flag bit. TF1 is cleared by hardware when entering ISR.										
	TR1	Timer 1 F	Timer 1 Run Control bit. Set to enable Timer 1, and clear to disable Timer 1.							
	TF0	Timer 0 C	Timer 0 Overflow Interrupt Flag bit. TF0 is cleared by hardware when entering ISR.							
	TR0	Timer 0 F	Timer 0 Run Control bit. Set to enable Timer 0, and clear to disable Timer 0.							
IE1, IT1, IE0, IT0 These bits are related to configurations of expanded interrupt INT1 and INT0. There descriptions in the Interrupt System section.								IT0. There a		

TMOD (0x89h) Timer 0 and 1 Mode Control Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	GATE1	CT1	T1M1	T1M0	GATE0	CT0	T0M1	T0M0
WR	GATE1	CT1	T1M1	T1M0	GATE0	CT0	T0M1	T0M0



GATE1	Timer counte		Control	bit. Set to enable external T1 to function as gating control of the								
CT1			ner Mode ernal cloo	e Select bit. Set CT1 to access external T1 as the clock source. Clear ck.								
T1M1	Timer	1 Mode	Select bi	t								
T1M0	Timer	mer 1 Mode Select bit										
GATE0		imer 0 Gate Control bit. Set to enable external T0 to function as gating control of the ounter.										
CT0		ounter or Timer Mode Select bit. Set CT0 to use external T0 as the clock source. Clear T0 to use internal clock.										
T0M1	Timer	0 Mode	Select bi	t								
T0M0	Timer	0 Mode	Select bi	t								
	M	MO	Mode	Mode Descriptions								
	0 0 TL serves as a 5-bit pre-scaler and TH functions as an 8-bit counter/timer. They form a 13-bit operation.											
	0	1	1	TH and TL are cascaded to form a 16-bit counter/timer.								
	1	0	2	TL functions as an 8-bit counter/timer and auto-reloads from TH.								

TL functions as an 8-bit counter/timer. TH functions as an 8-bit timer, which is controlled by GATE1. Only Timer 0 can be

configured in Mode 3. When this happens, Timer 1 can only be

used where its interrupt is not required.


Mode 0

1

1

3


In this mode, TL serves as a 5-bit pre-scaler and TH functions as an 8-bit counter/timer, and both work together as a 13-bit counter/timer. The Mode 0 operation is shown in the following diagram.






Mode 1

Mode 1 operates the same way as Mode 0 does, except TL is configured as 8-bit and thus forms a 16-bit counter/timer. This is shown as the following diagram.




Mode 2

Mode 2 configures the timer as an 8-bit re-loadable counter. The counter is TL while TH stores the reload data. The reload occurs when TL overflows. The operation is shown in the following diagram.



Mode 3

Mode 3 is a special mode for Timer 0 only. In this mode, Timer 0 is configured as two separate 8-bit counters. TL0 uses control and interrupt flags of Timer 0 whereas TH0 uses control and interrupt flag of Timer 1. Since Timer 1's control and flag are occupied, Timer 2 can only be used for counting purposes such as Baud rate generation while Timer 0 is in Mode 3. The operation flow of Mode 3 is shown in the following diagram.





TL0 (0x8Ah) Timer 0 Low Byte Register R/W (0x00)

		-									
	7	6	5	4	3	2	1	0			
RD	TL0[7-0]										
WR		TL0[7-0]									

TH0 (0x8Ch) Timer 0 High Byte Register R/W (0x00)

	,	0,	0							
	7	6	5	4	3	2	1	0		
RD	TH0[7-0]									
WR	TH0[7-0]									

TL1 (0x8Bh) Timer 1 Low Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	TL1[7-0]									
WR	TL1[7-0]									

TH1 (0x8Dh) Timer 1 High Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0				
RD	TH1[7-0]											
WR	TH1[7-0]											

1.10 System Timer – T2

Timer 2 is fully compatible with the standard 8052 timer 2. Timer 2 can be used as the re-loadable counter, capture timer, or baud rate generator. Timer 2 uses five SFR as counter registers, capture registers and a control register.

T2CON (0xC8h) Timer 2 Control and Configuration Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	CT2	CPRL2		
WR	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	CT2	CPRL2		
	TF2	Timer 2 Interrupt Flag bit TF2 must be cleared by software. TF2 is not set when RCLK or TCLK is set (that Timer 2 is used as an UART0 Baud rate generator).								
	EXF2	o <i>i</i>								
	RCLK	Receive Clock Enable bit 1 – UART0 receiver is clocked by Timer 2 overflow pulses. 0 – UART0 receiver is clocked by Timer 1 overflow pulses.								
	TCLK	Transmit 1 – UART	Clock Enable 0 transmitter	bit is clocked by	Timer 2 overf Timer 1 overf	iow pulses.				
	EXEN2	T2EX Fur 1 – Allows	nction Enable	bit eload as T2E	X falling edge					
	TR2	•	o Timer 2 Cor							
	CT2	Timer 2 T 1 – Extern			bit oin as the cloc	k source.				
	CPRL2 Capture/Reload Select bit 1 – Use T2EX pin falling edge for capture. 0 – Automatic reload on Timer 2 overflow or falling edge of T2EX (when EXEN2=1). or TCLK is set (Timer 2 is used as a baud rate generator), this bit is ignored automatic reload is forced on Timer 2 overflows.									




Note: UART0 is not implemented in CS8977.

Timer 2 can be configured in three modes of operations –Auto-reload Counter, Capture Timer, or Baud Rate Generator. These modes are defined by RCLK, TCLK, CPRL2 and TR2 bits of T2CON registers. The definition is illustrated in the following table:


RCLK or TCLK	CPRL2	TR2	Mode Descriptions
0	0	1	16-bit Auto-reload Counter mode. Timer 2 overflow sets the TF2 interrupt flag and TH2/TL2 is reloaded with RLDH/RLHL register.
0	1	1	16-bit Capture Timer mode. Timer 2's overflow sets TF2 interrupt flag. When EXEN2=1, TH2/TL2 content is captured into RLDH/RLDL when T2EX falling edge occurs.
1	Х	1	Baud Rate Generator mode. Timer 2's overflow is used for configuring UART0.
Х	Х	0	Timer 2 is stopped.

The block diagram of the Timer 2 operating in Auto-reload Counter and Capture Timer modes are shown in the following diagram:

External T2 and External T2EX are tied together in this device.



The block diagram of the Timer 2 operating in Baud Rate Generator is shown in the following diagram:



TL2 (0xCCh) Timer 2 Low Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		TL2[7-0]								
WR	TL2[7-0]									

TH2 (0xCDh) Timer 2 High Byte Register R/W (0x00)

	7 6 5 4 3 2							0	
RD	TH2[7-0]								
WR	TH2[7-0]								



RLDL (0xCAh) Timer 2 reload Low Byte Register R/W (0x00)


	7	6	5	4	3	2	1	0		
RD		RLDL[7-0]								
WR		RLDL[7-0]								

RLDH (0xCBh) Timer 2 reload High Byte Register R/W (0x00)

	7 6 5 4 3 2 1 0									
RD	RLDH[7-0]									
WR	RLDH[7-0]									

1.11 System Timer – T3 and T4

Both Timer 3 and Timer 4 are simple 16-Bit reload timers or free-run counters and are clocked by the system <u>clock</u>. The block diagram is shown as below.



T34CON (0xCFh) Timer 3 and Timer 4 Control and Status Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	TF4	TM4	TR4	T4IEN	TF3	TM3	TR3	T3IEN
WR	TF4	TM4	TR4	T4IEN	TF3	TM3	TR3	T3IEN

TF4	Timer 4 Overflow Interrupt Flag bit
	TF4 is set by hardware when overflow condition occurs. TF4 must be cleared by software.
TM4	Timer 4 Mode Control bit. TM4=1 sets timer 4 as auto reload, and TM4=0 sets timer 4 as free-run.
TR4	Timer 4 Run Control bit. Set to enable Timer 4, and clear to stop Timer 4.
T4IEN	Timer 4 Interrupt Enable bit
	T4IEN=0 disables the Timer 4 overflow interrupt.
	T4IEN=1 enables the Timer 4 overflow interrupt.
TF3	Timer 3 Overflow Interrupt Flag bit
	TF3 is set by hardware when overflow condition occurs. TF3 must be cleared by software.
TM3	Timer 3 Mode Control bit. TM3=1 sets timer 3 as auto reload, and TM3=0 sets timer 3 as free-run.
TR3	Timer 3 Run Control bit. Set to enable Timer 3, and clear to stop Timer 3.
T3IEN	Timer 3 Interrupt Enable bit.
	T3IEN=0 disables the Timer 3 overflow interrupt
	T3IEN=1 enables the Timer 3 overflow interrupt

TL3 (0xAEh) Timer 3 Low Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		T3[7-0]								
WR	T3[7-0]									

TH3 (0xAFh) Timer 3 High Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD				T3[1	5-8]			

								A Division of			
WR	T3[15-8]										
TL4 (0x.	TL4 (0xACh) Timer 4 Low Byte Register R/W (0x00)										
	7	6	5	4	3	2	1	0			
RD				T4[7-0]						
WR	T4[7-0]										
TH4 (0x	TH4 (0xADh) Timer 4 High Byte Register R/W (0x00)										


TH4 (0xADh) Timer 4 High Byte Register R/W (uxuu)

	7 6 5 4 3 2 1 0									
RD		T4[15-8]								
WR		T4[15-8]								

T3[15-0] and T4[15-0] function differently when both are read or written. When written in auto-reload mode, its reload value is written. In free-run mode, the counter value is written immediately. When been read, the return value is always the present counter value. There is no snapshot buffer in the read operation, so software should always read the high byte and then the low byte.

1.12 System Timer – T5

T5 is a 24-Bit simple timer. It can select four different clock sources and can be used for extended sleep mode wake up. The clock sources include IOSC, XOSC, RTC and SOSC32KHz. T5 can be configured either as free-run mode or auto-reload mode. Timer 5 does not depend on the SYSCLK, and therefore it continues to count under STOP or SLEEP mode if the clock source is present. The following diagram shows the block diagram of Timer 5.



T5CON (0xA068h) Timer 5 Control and Status Register (0x00)

	7	6	5	4	3	2	1	0
RD	TF5	T5SEL[1]	T5SEL[0]	TM5	TR5	-	-	T5IEN
WR	TF5	T5SEL[1]	T5SEL[0]	TM5	TR5	-	-	T5IEN

TF5	Timer 5 Overflow Interrupt Flag bit
	TF5 is set by hardware when overflow condition occurs. TF5 must be cleared by software.
T5SEL[1-0]	Timer 5 Clock Selection bits
	T5SEL[1-0] = 00, IOSC
	T5SEL[1-0] = 01, IOSC
	T5SEL[1-0] = 10, SOSC32KHz
	T5SEL[1-0] = 11, SOSC32KHz
TM5	Timer 5 Mode Control bit. TM5=1 sets timer 5 as auto reload, and TM5=0 sets timer 5 as
	free-run.
TR5	Timer 5 Run Control bit. Set to enable Timer 5, and clear to stop Timer 5.
T5IEN	Timer 5 Interrupt Enable bit
	T5IEN=0 disables the Timer 5 overflow interrupt.
	T5IEN=1 enables the Timer 5 overflow interrupt.

TL5 (0xA069) Timer5 Low Byte Register R/W (0x00)

	7	7 6 5 4 3 2 1 0									
RD		T5[7-0]									
WR		T5[7-0]									

LUMISSI MICROSYSTEM



TH5 (0xA06A) Timer5 Medium Byte Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		T5[15-8]								
WR		T5[15-8]]								

TT5 (0xA06B) Timer5 High Byte Register R/W (0x00)

7 6 5 4 3 2 1 0 RD T5[23-16]		-									
RD T5[23-16]		7	6	5	4	3	2	1	0		
	RD										
WR T5[23-16]	WR		T5[23-16]								

T5[23-0] functions differently when been read or written. When written in auto-reload mode, its reload value is written, and in free-run mode, the counter value is written immediately. When been read, the return value is always the present counter value. There is no snapshot buffer in the read operation, so software should always read the high byte and then the low byte.

1.13 Multiplication and Division Unit (MDU)

MDU provides acceleration on unsigned integer operations of 16-bit multiplications, 32-bit division, and shifting and normalizing operations. The following table shows the execution characteristics of these operations. The MDU does not contain the operation completion status flag. Therefore, the most efficient utilization of MDU uses NOP delay for the required clock time of the MDU operation types. The number of the clock cycles required for each operation is shown in the following table and it is counted from the last write of the writing sequence.

Operations	Result	Reminder	# of Clock Cycle
32-bit division by 16-bit	32-bit	16-bit	17
16-bit division by 16-bit	16-bit	16-bit	9
16-bit multiplication by 16-bit	32-bit	-	10
32-bit normalization	-	-	3 – 20
32-bit shift left/right	-	-	3 – 18

The MDU is accessed through MD0 to MD5 that contains the operands and the results, and the operation is controlled by ARCON register.

ARCON (0xFF) MDU Control R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	MDEF	SC2	SC1	SC0						
WR	MDEF	MDOV	SLR	SC4	SC3	SC2	SC1	SC0		
	MDEF MDU Error Flag bit. Set by hardware to indicate MDx being written before the previous operation completes. MDEF is automatically cleared after reading ARCON.									
MDOV MDU Overflow Flag bit. MDOV is set by hardware if dividend is zero or the resumultiplication is greater than 0x0000FFFFh							sult of			
SLR Shift Direction Control bit. SLR = 1 indicates a shift to the right and SLR =0 indicates to the left.							idicates a shift			
SC4-0 Shift Count Control and Result bit. If SC0-4 is written with 00000, the normalization operation performed by MDU. When the normalization is completed, SC4-0 contains the number of shift performed in the normalization. If SC4-0 is written with a non-zero value then the shift operation is performed by MDU with the number of shift specified by SC4 value.								ontains the zero value,		

MD0 (0xF9) MDU Data Register 0 R/W (0x00)

	7	7 6 5 4 3 2 1 0									
RD		MD0[7-0]									
WR		MD0[7-0]									

MD1 (0xFA) MDU Data Register 1 R/W (0x00)

	7	7 6 5 4 3 2 1 0									
RD	MD1[7-0]										
WR	MD1[7-0]										



MD2 (0xFB) MDU Data Register 2 R/W (0x00)

_	•		-	. ,										
		7	6	5	4	3	2	1	0					
	RD	MD2[7-0]												
	WR		MD2[7-0]											

MD3 (0xFC) MDU Data Register 3 R/W (0x00)

	-										
	7	6	5	4	3	2	1	0			
RD	MD3[7-0]										
WR	MD3[7-0]										

MD4 (0xFD) MDU Data Register 4 R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		MD4[7-0]								
WR		MD4[7-0]								

MD5 (0xFE) MDU Data Register 5 R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	MD5[7-0]									
WR	MD5[7-0]									

MDU operation consists of three phases.

1. Load MD0 to MD5 data registers in an appropriate order depending on the operation.

2. Execution of the operations.

3. Read result from MD0 to MD5 registers.

The following list shows the MDU read and write sequences. Each operation has its unique writing sequence and reading sequence of MD0 to MD5 registers, and therefore a precise access sequence is required.

Division – 32-bit divide by 16-bit or 16-bit divide by 16-bit

Follow the following write-sequences. The first write of MD0 resets the MDU and initiates the MDU error flag mechanism. The last write incites calculation of MDU.

Write MD0 with Dividend LSB byte

Write MD1 with Dividend LSB+1 byte

Write MD2 with Dividend LSB+2 byte (ignore this step for 16-bit divide by 16-bit)

Write MD3 with Dividend MSB byte (ignore this step for 16-bit divide by 16-bit)

Write MD4 with Divisor LSB byte

Write MD5 with Divisor MSB byte

Then follow the following read-sequences. The last read prompts MDU for the next operations.

Read MD0 with Quotient LSB byte

Read MD1 with Quotient LSB+1 byte

Read MD2 with Quotient LSB+2 byte (ignore this step for 16-bit divide by 16-bit)

Read MD3 with Quotient MSB byte (ignore this step for 16-bit divide by 16-bit)

Read MD4 with Remainder LSB byte

Read MD5 with Remainder MSB byte

Read ARCON to confirm error or overflow condition

Please be noted if the sequence is violated, the calculation may be interrupted and results in errors.

Multiplication – 16-bit multiply by 16-bit

Follow the following write sequences.

Write MD0 with Multiplicand LSB byte

Write MD4 with Multiplier LSB byte

Write MD1 with Multiplicand MSB byte

Write MD5 with Multiplier MSB byte

Then follow the following read sequences.



Read MD0 with Product LSB byte Read MD1 with Product LSB+1 byte Read MD2 with Product LSB+2 byte Read MD3 with Product MSB byte Read ARCON to confirm error or overflow condition

Normalization – 32-bit

Normalization is obtained with integer variables stored in MD0 to MD3. After normalization, all leading zeroes are removed by shift left operations. To start the normalization operation, SC4-0 in ARCON is first written with 00000. After completion of the normalization, SC4-0 is updated with the number of leading zeroes and the normalized result is restored on MD0 to MD3. The number of the shift of the normalization can be used as exponents. The following write sequences should be followed. The last write to ARCON initiates the normalization operations by MDU.

Write MD0 with Operand LSB byte

Write MD1 with Operand LSB+1 byte

Write MD2 with Operand LSB+2 byte

Write MD3 with Operand MSB byte

Write ARCON with SC4-0 = 00000

Then follow the following read sequences.

Read MD0 with Result LSB byte

Read MD1 with Result LSB+1 byte

Read MD2 with Result LSB+2 byte

Read MD3 with Result MSB byte

Read SC[4-0] from ARCON for normalization count or error flag

Shift – 32-bit

Shift is done with integer variables stored in MD0 to MD3. To start the shift operation, SC4-0 in ARCON is first written with shift count and SLR with shift direction. After completion of the Shift, the result is stored back to MD0 to MD3. The following write sequences should be followed. The last write to ARCON initiates the normalization operations by MDU.

Write MD0 with Operand LSB byte Write MD1 with Operand LSB+1 byte Write MD2 with Operand LSB+2 byte Write MD3 with Operand MSB byte Write ARCON with SC4-0 = Shift count and SLR with shift direction

Then follow the following read sequences.

Read MD0 with Result LSB byte

Read MD1 with Result LSB+1 byte

Read MD2 with Result LSB+2 byte

Read MD3 with Result MSB byte

Read ARCON's for error flag

MDU Flag

The error flag (MDEF) of MDU indicates improperly performed operations. The error mechanism starts at the first MD0 write and finishes with the last read of MD result register. MDEF is set if current operation is interrupted or restarted by improper write of MD register before the operation completes. MDEF is cleared if the operations and proper write/read sequences successfully complete. The overflow flag (MDOV) of MDU indicates an error of operations. MDOV is set if

The divisor is zero

Multiplication overflows

Normalization operation is performed on already normalized variables (MD3.7 =1)

1.14 <u>I²C Master</u>

The I²C master controller provides the interface to I²C slave devices. It can be programmed to operate with arbitration and clock synchronization to allow it to operate in multi-master configurations. The master uses SCL and SDA pins. The controller contains a built-in 8-bit timer to allow various I²C bus speed. The maximum I²C bus speed is limited to SYSCLK/12.



I2CMTP (0xF7h) I²C Master Time Period R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		I2CMTP[7-0]								
WR		I2CMTP[7-0]								

This register sets the frequency of I²C bus clock. If I2CMTP[7-0] is equal to or larger than 0x01, then SCL_FREQ = SYSCLK_FREQ / 8 / (1 + I2CMTP). If I2CMTP[7-0] = 0x00, SCL_FREQ = SYSCLK_FREQ / 12.

I2CMSA (0xF4) I²C Master Slave Address R/W (0x00)

-										
	7	6	5	4	3	2	1	0		
RD	SA[6-0]									
WR	SA[6-0]									
	SA[6-0] Slave Address. SA[6-0] defines the slave address the I ² C master uses to communicate.									

RS

Slave Address. SA[6-0] defines the slave address the I²C master uses to communicate. Receive/Send Bit. RS determines if the following operation is to RECEIVE (RS=1) or SEND (RS=0).

I2CMBUF (0xF6) I²C Master Data Buffer Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		RD[7-0]									
WR	TD[7-0]										

I2CMBUF functions as a transmit-data register when written and as a receive-data register when read. When written, TD is sent to the bus by the next SEND or BURST SEND operations. TD[7] is sent first. When read, RD contains the 8-bit data received from the bus upon the last RECEIVE or BURST RECEIVE operation.

I2CMCR (0xF5) I²C Master Control and Status Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	BUSBUSY	IDLE	ARBLOST	DATANACK	ADDRNACK	ERROR	BUSY
WR	CLEAR	INFILEN	-	HS	ACK	STOP	START	RUN

The I2CMCR register is used for setting control when it is written, and as a status signal when read.

CLEAR Reset I2C Master State Machine

CLEAR	Reset I2C Master State Machine
	Set CLEAR=1 will reset the state machine. CLEAR is self-cleared when reset is completed.
INFILEN	Input Noise Filter Enable. When IFILEN is set, pulses shorter than 50 ns on inputs of SDA and SCL are filtered out.
IDLE	This bit indicates that I ² C master is in the IDLE mode.
BUSY	This bit indicates that I ² C master is receiving or transmitting data, and other status bits are not valid.
BUSBUSY	This bit indicates that the external I ² C bus is busy and access to the bus is not possible. This bit is set/reset by START and STOP conditions.
ERROR	This bit indicates that an error occurs in the last operation. The errors include slave address was not acknowledged, or transmitted data is not acknowledged, or the master controller loses arbitration.
ADDRNACK	This bit is automatically set when the last operation slave address transmitted is not acknowledged.
DATANACK	This hit is automatically set when the last operation transmitted data is not acknowledged

DATANACK This bit is automatically set when the last operation transmitted data is not acknowledged. ARBLOST This bit is automatically set when the last operation I²C master controller loses the bus arbitration.

START, STOP, RUN and HS, RS, ACK bits are used to drive I²C Master to initiate and terminate a transaction. The Start bit generates START, or REPEAT START protocol. The Stop bit determines if the cycle stops at the end of the data cycle or continues to a burst. To generate a single read cycle, the designated address is written in SA with RS set to 1, and bits ACK=0, STOP=1, START=1, RUN=1 are set in I2CMCR to perform the operation and then STOP. When the operation is completed (or aborted due to errors), I²C master generates an interrupt. The ACK bit must be set to 1. This causes the controller to send an ACK automatically after each byte transaction. The ACK bit must be reset when set to 0 when the master operates in receive mode and not to receive further data from the slave devices.

The following table lists the permitted control bits combinations in master IDLE mode.

HS	RS	ACK	STOP	START	RUN	OPERATIONS
0	0	-	0	1	1	START condition followed by SEND. Master remains in TRANSMITTER mode

LUMISSIL MICROSYSTEMS

	A Division of 🔢										
Н	S	RS	ACK	STOP	START	RUN	OPERATIONS				
()	0	-	1	1	1	START condition followed by SEND and STOP				
(С	1	0	0	1	1	START condition followed by RECEIVE operation with negative ACK. Master remains in RECEIVER mode				
(C	1	0	1	1	1	START condition followed by RECEIVE and STOP				
(C	1	1	0	1	1	START condition followed by RECEIVE. Master remains in RECEIVER mode				
()	1	1	1	1	1	Illegal command				
The	e foll	owing	table lis	ts the pern	nitted conti	ol bits co	ombinations in master TRANSMITTER mode.				
Н	S	RS	ACK	STOP	START	RUN	OPERATIONS				
(С	-	-	0	0	1	SEND operation. Master remains in TRANSMITTER mode				
()	-	-	1	0	0	STOP condition				
()	-	-	1	0	1	SEND followed by STOP condition				
(С	0	-	0	1	1	REPEAT START condition followed by SEND. Master remains in TRANSMITTER mode				
(C	1	-	1	1	1	REPEAT START condition followed by SEND and STOP condition				
(C	1	0	0	1	1	REPEAT START condition followed by RECEIVE operation with negative ACK. Master remains in TRANSMITTER mode				
(С	1	0	1	1	1	REPEAT START condition followed by SEND and STOP condition				
(С	1	1	0	1	1	REPEAT START condition followed by RECEIVE. Master remains in RECEIVER mode				
()	1	1	1	1	1	Illegal command				
The	e foll	owing	table lis	ts the pern	nitted conti	ol bits co	ombinations in master RECEIVER mode.				
Н	S	RS	ACK	STOP	START	RUN	OPERATIONS				
(С	-	0	0	0	1	RECEIVE operation with negative ACK. Master remains in RECEIVE mode				
()	-	-	1	0	0	STOP condition				
C)	-	0	1	0	1	RECEIVE followed by STOP condition				
(C	-	1	0	0	1	RECEIVE operation. Master remains in RECEIVER mode				
0)	-	1	1	0	1	Illegal command				
(C	1	0	0	1	1	REPEAT START condition followed by RECEIVE operation with negative ACK. Master remains in RECEIVER mode				
(С	1	0	1	1	1	REPEAT START condition followed by RECEIVE and STOP conditions				
(С	1	0	1	1	1	REPEAT START condition followed by RECEIVE. Master remains in RECEIVER mode				
(С	0	-	0	1	1	REPEAT START condition followed by SEND. Master remains in TRANSMITTER mode				
(C	0	-	1	1	1	REPEAT START condition followed by SEND and STOP conditions				
	_										

All other control-bit combinations not included in the above three tables are NOP. In Master RECEIVER mode, STOP should be generated only after data negative ACK executed by Master or address negative ACK executed by slave. Negative ACK means SDA is pulled low when the acknowledge clock pulse is generated.

I2CMTO (0xC3) I²CTime Out Control Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	I2CMTOF		I2CMTO[6-0]							
WR	I2CMTOEN		I2CMTO[6-0]							
I	2CMTOEN	I2CM Tim	I2CM Time out Enable							



I2CMTOF	I2CM Time out Flag
	This bit is set when a timeout occurs. It is cleared when I2CM CLEAR command is issued.
I2CMTO[6-0]	I2CM Time Out Setting
	The TO time is set to (I2CMTO[6-0]+1)*2*BT. When timeout occurs, an I2CM interrupt will
	be generated. Where BT = 1 / (SYSCLK_FREQ / 8 / (I2CMTP[7-0]+1)) .

1.15 Checksum/CRC Accelerator

To enhance the performance, a hardware Checksum/CRC Accelerator is included and closely coupled with CPU. This provides most commonly used checksum and CRC operation for 8/16/24/32-bit data width. For 8-bit data, one SYSCLK cycle is used, and for 16-bit data two cycles is used, and 32-bit data takes four cycles.

CCCFG (0xA078h) Checksum/CRC Accelerator Configuration Register R/W (0x00)

CCCFG	(0xA078h) Ch	necksum/CRC	C Accelerator	Configuratio	on Register	R/W (0x00)						
	7	6	5	4	3	2	1	0				
RD	DWID	TH[1-0]	REVERSE	NOCARRY	SEED	-	-	BUSY				
WR	DWID	TH[1-0]	REVERSE	NOCARRY	SEED	C	RCMODE[2-	0]				
[DWIDTH[1-0]	Data Input	Width	I								
		00 – set in	put as 8-bit w	ide								
			put as 16-bit v									
			10 – set input as 24-bit wide									
-			11 – set input as 32-bit wide									
ŀ	REVERSE		Reverse input MSB/LSB Sequence									
			REVERSE=0 is for LSB first operations. REVERSE=1 is for MSB first operation.									
				•		example, if the	data width is	32-hit and				
						CDATA[31] hol		52-bit, and				
								always holds				
			REVERSE does not affect output result and SEED ordering i.e., CCDATA[31] always holds MSB, CCDATA[0] always holds LSB.									
				vs the MSB/LS	SB relationsh	nip						
		DWIDTH		REVERSE=0			EVERSE=1					
		0	CRCIN[7-0] = CCDAT	A[7-0]	CRCIN[7	'-0] = CCDAT	A[0-7]				
		1	CRCIN[15-0] = CCDATA[15-0]			CRCIN[15-0] = CCDATA[0-15]						
		2		3-0] = CCDAT		CRCIN[23	8-0] = CCDAT	A[0-23]				
		3	CRCIN[3	1-0] = CCDAT	A[31-0]	CRCIN[31	-0] = CCDAT	A[0-31]				
١	NOCARRY	•	ing for Checks									
			NOCARRY=0 uses previous carry result for new result.									
			NOCARRY=1 discards previous carry result.									
5	SEED		Seed Entry									
			For SEED=1, results writing into CCDATA becomes SEED value. SEED=0 for normal data inputs									
			Please be noted, the MSB/LSB ordering of SEED entry from CCDATA is not affected by									
		REVERSE										
(CRCMODE[2-	0] CRC/Chec	ksum Mode									
		000 – Acce	elerator is disa	abled and cloc	k is gated of	f						
			Checksum									
			it Checksum									
			011 – CRC-16 (IBM 0x8005)									
			X16+X15+X2+1									
			100 – CRC-16 (CCITT 0x1021)									
			X16+X12+X5+1 101 – CRC-32 (ANSI 802.3 0x104C11DB7)									
			101 – CRC-32 (ANSI 802.3 0X104C11DB7) X32+X26+C23+X22+X16+X12+X11+X10+X8+X7+X5+X4+X2+X1+1									
	110 – Reserved											
	111 – CRC and Checksum Clear											
	Writing "111" to CRCMODE[1-0] resets the CS/CRC states and restores default (for checksum, seed value=0x00 or 0x00000000; for CRC, seed value = 0xFFFF							t seed value				
								F or				
-			, 0	11" does not	affect the pre	eviously set mo	de selection.					
E	BUSY	CRC Statu	IS									



BUSY=1 indicates the result is not yet completed. Since only up to two cycles are used to calculate the Checksum or CRC, there is no need to check BUSY status before next data entry and reading the results.

CCDATA registers are the data I/O port for Checksum/CRC Accelerator. For 8-bit data width, only CCDATA[7-0] should be used. For data width wider than 8-bit, high byte should always be written first. Writing the low byte (CCDATA0) completes the data entry and starts the calculations. When SEED=1, the data been written goes to CS or CRC seed value. The SEED value entry bit ordering is not affected by REVERSE setting. The result of accelerator can be directly read out from CCDATA registers and it is not affected by REVERSE setting.

CCDATA0 (0xA07Ch) Checksum/CRC Data Register 0 R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	CCDATA[7-0]								
WR		CCDATA[7-0]							

CCDATA1 (0xA07Dh) Checksum/CRC Data Register 1 R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	CCDATA[15-0]								
WR		CCDATA[15-0]							

CCDATA2 (0xA07Eh) Checksum/CRC Data Register 2 R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	CCDATA[23-16]									
WR		CCDATA[23-16]								

CCDATA3 (0xA07Fh) Checksum/CRC Data Register 2 R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	CCDATA[31-24]								
WR	CCDATA[31-24]								

1.16 Break Point and Debug Controller

The CPU core also includes a Break Point Controller for software debugging purposes and handling exceptions. Program Counter break point triggers at PC address matching, and there are seven PC matching settings available. Single Step break point triggers at interaction return from an interrupt routine.

Upon the matching of break point conditions, the Break Point Controller issues BKP Interrupt for handling the break points. The BKP Interrupt vector is located at 0x7B. Upon entering the BKP ISR (Break Point Interrupt Service Routine), all interrupts and counters (WDT, T0, T1, and T2) are disabled. To allow further interrupts and continuing counting, the BKP ISR must be enabled. At exiting, the BKP ISR setting must be restored to resume normal operations.

BPINTF (A0E0h) Break Point Interrupt Flag Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	STEP_IF	-	-	-	-	-	PC2IF	PC1IF
WR	STEP_IF	-	-	-	-	-	PC2IF	PC1IF

This register is for reading the Break Points interrupt flags. STEP IF This bit is set when the Break Points

This bit is set when the Break Point conditions are met by a new instruction fetching from an interrupt routine. This bit must be cleared by software.

PC2IF – PC1IF These bits are set when Break Point conditions are met by PC2 – PC1 address. These bits must be cleared by software.

BPINTE (A0E1h) Break Point Interrupt Enable Register R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0
RD	STEP_IE	-	-	-	-	-	PC2IE	PC1IE
WR	STEP_IE	-	-	-	-	-	PC2IE	PC1IE

This register controls the enabling of individual Break Points interrupt.

STEP_IE Set this bit to enable Single Step event break point interrupt.

PC2IE – PC1IE Set these bits to enable PC2 to PC1 address match break point interrupts.



BPINTC (A0E2h) Break Point Interrupt Control Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	-	-	-	-	-	-	-
WR	-	-	-	-	-	-	-	-

This register is reserved for other applications.

BPCTRL (A0E3h) DBG and BKP ISR Control and Status Register R/W (b'11111100)

	7	6	5	4	3	2	1	0
RD	DBGINTEN	DBGWDTEN	DBGT2EN	DBGT1EN	DBGT0EN	-	-	DBGGST
WR	DBGINTEN	DBGWDTEN	DBGT2EN	DBGT1EN	DBGT0EN	-	-	DBGGST

When entering the DBG or BKP ISR (Interrupt Service Routine), all interrupts and timers are disabled. The enabled bits are cleared by hardware reset in this register. As the interrupts and timers are disabled, the ISR can process debugging requirement in a suspended state. If a specific timer should be kept active, it must be enabled by ISR after ISR entry. Before exit of DBG and BKP ISR, the control bits should be enabled to allow the timers to resume operating. This register should be modified only in Debug ISR.

DBGINTEN Set this bit to enable all interrupts (except WDT interrupt). This bit is cleared automatically at the entry of DBG and BKP ISR. Set this bit to allow ISR to be further interrupted by other interrupts. This is sometimes necessary if DBG or BKP ISR needs to use UART or I²C, for example. DBGWDEN Set this bit to allow WDT counting during the DBG and BKP ISR. This bit should always be set before exiting the ISR. Set this bit to allow T2 counting during the DBG and BKP ISR. This bit should always be set DBGT2EN before exiting the ISR. This bit only controls the counting but not T2 interrupt. DBGT1EN Set this bit to allow T1 counting during the DBG and BKP ISR. This bit should always be set before exiting the ISR. This bit only controls the counting but not T1 interrupt. Set this bit to allow T0 counting during the DBG and BKP ISR. This bit should always be set DBGT0EN before exiting the ISR. This bit only controls the counting but not T0 interrupt. This bit indicates the DBG and BKP ISR status. It is set to 1 when entering DBG and BKP DBGST ISR. It should be cleared when exiting the DBG and BKP ISR. Checking this bit allows other interrupt routine to determine whether it is a sub-service of the DBG and BKP ISR.

PC1AL (A0F0h) Program Counter Break Point 1 Low Address Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		PC1AL[7-0]							
WR		PC1AL[7-0]							

This register defines the PC low address for PC match break point 1.

PC1AH (A0F1h) Program Counter Break Point 1 High Address Register R/W (0x00)

-	· / ·			0	0	()			
	7	6	5	4	3	2	1	0	
RD		PC1AH[7-0]							
WR		PC1AH[7-0]							

This register defines the PC high address for PC match break point 1.

PC1AT (A0F2h) Program Counter Break Point 1 Top Address Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		PC1AT[7-0]								
WR		PC1AT[7-0]								

This register defines the PC top address for PC match break point 1. PC1AT:PC1HT:PC1LT together form a 24 bit compare value of break point 1 for Program Counter.

PC2AL (A0F4h) Program Counter Break Point 2 Low Address Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		PC2AL[7-0]								
WR		PC2AL[7-0]								



This register defines the PC low address for PC match break point 2.

PC2AH (A0F5h) Program Counter Break Point 2 High Address Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		PC2AH[7-0]							
WR		PC2AH[7-0]							

This register defines the PC high address for PC match break point 2.

PC2AT (A0F6h) Program Counter Break Point 2 Top Address Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		PC2AT[7-0]							
WR		PC2AT[7-0]							

This register defines the PC top address for PC match break point 2. PC2AT:PC2HT:PC2LT together form a 24-bit compare value of PC break point 2 for Program Counter.

Host or program can obtain the status of the break point controller through the current break point address and next PC address register. DBPCID[23-0] contains the PC address of just executed instruction when the break point occurs. DBNXPC[23-0] contains the next PC address to be executed when the break point occurs, and therefore it is usually exactly the same value of the break pointer setting.

LUMISSIL MICROSYSTEMS

DBPCID	DL (A098h) Do	ebug Prograi	m Counter A	ddress Low F	Register RO (0x00)		
	7	6	5	4	3	2	1	0
RD				DBPC	ID[7-0]			
WR					-			
DBPCID)H (A099h) D	ebug Progra	m Counter A	ddress High	Register RO	(0x00)		
	7	6	5	4	3	2	1	0
RD				DBPCI	D[15-8]			
WR					-			
DBPCID)T (A09Ah) D	ebug Progra	m Counter A	ddress Top F	Register RO (0x00)		
	7	6	5	4	3	2	1	0
RD				DBPCI	D[23-16]			
WR					-			
DBPCN	XL (A09Bh) [Debug Progra	am Counter I	Next Address	Low Registe	er RO (0x00)		
	7	6	5	4	3	2	1	0
RD				DBPCI	NX[7-0]			
WR					-			
DBPCN	XH (A09Ch) I	Debug Progra	am Counter I	Next Address	High Regist	er RO (0x00)		
	7	6	5	4	3	2	1	0
RD				DBPCN	IX[15-8]			
WR					-			
DBPCN	XT (A09Dh) [Debug Progra	am Counter I	Next Address	Top Registe	r RO (0x00)		
	7	6	5	4	3	2	1	0
RD				DBPCN	X[23-16]			
WR					-			
STEPC	FRL (A09Eh)	Single Step	Control Enab	ole Register R	2/W (0x00)			

							1	r	
	7	6	5	4	3	2	1	0	
RD		STEPCTRL[7-0]							
WR		STEPCTRL[7-0]							

To enable single-step debugging, STEPCTRL must be written with value 0x96.

1.17 Debug I²C Port

The I²C Slave 2 (I2CS2) can be configured as the debug and ISP port. This is achieved by assigning a predefined debug ID for the I²C Slave address. When a host issues an I²C access to this special address, a DBG interrupt is generated. DBG Interrupt has the highest priority. The DBG interrupt vector is located at 0x83. DBG ISR is used to communicate with the host and is usually closely associated with BKP ISR.

SI2CDBGID (A09Fh) Slave I²C Debug ID Register R/W (0x36) TB Protected

	(,										
	7	6	5	4	3	2	1	0			
RD	DBGSI2C2EN		SI2CDBGID[6:0]								
WR	DBGSI2C2EN		SI2CDBGID[6:0]								

DBGSI2C2EN DBGSI2C2EN=1 enables I2CS2 as debug port. When I2CS2 receives an access of I²C address matching SI2CDBGID[6:0], a debug interrupt is generated. SI2CDBGID[6:0] Slave I²C ID address for debug function.

1.18 Data SRAM ECC Handling

The data SRAM (IRAM and XRAM) is configured as 2048 x 13-bit. An 8:5 ECC encoder and decoder are implemented to check the SRAM data. ECC check in data access path is in hardware and performed automatically. It can correct 1-bit error in each byte and detect 2-bit error in each byte. All generation and checking are done in



hardware. It is strongly recommended all SRAM data should be initialized at power on or after reset if ECC is enabled to avoid initial ECC error. If ECC encounters an uncorrectable error, hardware will latch the address and trigger an interrupt. Software needs to examine the severity of data corruption and take appropriate actions. Please also note that, during switching between ECC and non-ECC mode, all the data in SRAM will be corrupted thus requires re-initialization. It is strongly suggested to keep ECC enabled for best reliability as well as noise immunity.

DECCCFG (0xA02Dh) Data ECC Configuration Register R/W (0x80) TB Protected

	7	6	5	4	3	2	1	0		
RD	DECCEN	-	DECCIEN2	DECCIEN1	-	-	DECCIF2	DECCIF1		
WR	DECCEN	-	- DECCIEN2 DECCIEN1 DECCIF2 DECCIF							
[DECCEN	Data ECC Enable								
Γ	DECCIEN2 Data ECC Uncorrectable Error Interrupt Enable									
Γ	DECCIEN1	ECCIEN1 Data ECC Correctable Error Interrupt Enable								
Γ	DECCIF2	Data ECC	Uncorrectable	e Error Interru	pt Flag					
		DECCIF2	is set to 1 by	hardware whe	n reading SR/	AM encounter	s uncorrectab	le error.		
		DECCIF2	is set indeper	dent of DECC	IEN2. DECC	IF2 needs to I	be cleared by	software.		
[DECCIF1	Data ECC	Correctable E	Error Interrupt	Flag					
	DECCIF1 is set to 1 by hardware when reading SRAM encounters correctable error.									
	DECCIF1 is set independent of DECCIEN1. DECCIF1 needs to be cleared by software.									
F	Please be noted if a correctable error is encountered, the data will be automatically corrected. To prevent									

Please be noted if a correctable error is encountered, the data will be automatically corrected. To prevent further corruption, software should rewrite the data into the SRAM upon DECCIF1 interrupt.

DECCADL (0xA02Eh) Data ECC Configuration and Address Register Low RO (0x00)

	7	6	5	4	3	2	1	0		
RD	DECCAD[7-0]									
WR	-									

DECCADH (0xA02Fh) Data ECC Configuration and Address Register High RO (0x80)

	7	6	5	4	3	2	1	0		
RD	DECCAD[15-8]									
WR	-									

DECCAD[15-0] records the address of ECC fault when data SRAM ECC error occurs. It is read-only and reflects the error address that causes DECCIF to be set. If DECCIF is set and not cleared, DECCAD will not be updated if further error is detected.

1.19 Program ECC Handling

The program code stored in e-Flash has built-in ECC checking. The e-Flash is in 16-bit width, and when read by CPU, the lower LSB 8-bit is read for instruction and the upper MSB 8-bit contains the ECC value of the LSB 8-bit. The ECC is nibble based, [15-12] is ECC for [7-4], and [11-8] is ECC for [3-0]. Four bits ECC for four bits data allows one bit error correction and two bits error detection. This means it is possible for 2-bit error correction of an 8-bit code, and this greatly increases the reliability of the overall program robustness.

During program fetch and execution, ECC is performed simultaneously by hardware. If any ECC correctable error is detected, the value fetched is corrected, and optionally a PECCIEN1 interrupt can be generated. If any ECC non-correctable error is detected, two options can be configured, either a PECCIEN2 interrupt can be generated or software reset can be generated. In both PECCIEN interrupts, the address of the error encountered is latched in PECCAD[15-0].

PECCCFG (0xA00Dh) Program ECC Configuration Register R/W (0x80) TB Protected

	7	6	5	4	3	2	1	0
RD	FCECCEN	-	PECCIEN2	PECCIEN1	-	-	PECCIF2	PECCIF1
WR	FCECCEN	-	PECCIEN2	PECCIEN1	-	-	PECCIF2	PECCIF1
F	CECCEN	Flash Con	troller Read E	CC Control				

IOLOOLIN	
	This bit controls the Flash Controller Read command. If FCECCEN=1, then the Flash
	Controller read low byte contains ECC corrected data. If FCECCEN=0, then the read
	operation returns the raw data from e-Flash.
PECCIEN2	Program ECC Uncorrectable Error Interrupt Enable
PECCIEN1	Program ECC Correctable Error Interrupt Enable



PECCIF2	Program ECC Uncorrectable Error Interrupt Flag
	PECCIF2 is set to 1 by hardware when program fetching from e-Flash encounters
	uncorrectable error. PECCIF2 is set independent of PECCIEN2. PECCIF2 needs to be
	cleared by software.
PECCIF1	Program ECC Correctable Error Interrupt Flag
	PECCIF1 is set to 1 by hardware when program fetching from e-Flash encounters
	correctable error. PECCIF1 is set independent of PECCIEN1. PECCIF1 needs to be
	cleared by software.

PECCADL (0xA00Eh) Program ECC Fault Address Register Low RO (0x00)

	7	6	5	4	3	2	1	0		
RD	PECCAD[7-0]									
WR	-									

PECCADH (0xA00Fh) Program ECC Fault Address Register High R/W (0x80)

	7	6	5	4	3	2	1	0			
RD		PECCAD[15-8]									
WR		-									

PECCAD[15-0] records the address of ECC fault when Flash ECC error occurs. It is read-only and reflects the last error address.

Note: PECCAD[15:14] always read as 0, and software needs to update PECCAD[15:14] value as 0~3 for flash correction once PECCIF1 was detected

1.20 Memory and Logic BIST Test

BSTCMD (0xA016h) SRAM Built-In and Logic Self-Test R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0
RD		MODE	[3-0]		BST	-	FAIL	FINISH
WR		MODE	[3-0]			BSTCI	MD[3-0]	
	MODE[3-0]	BIST Mod	e Selection					
		0000 – No	rmal Mode					
		0001 – SF	RAM MBIST					
		0010 – Re	served					
		0011 – Re	served					
		0100 – Re	gister LBIST					
		0101 – Re	served					
		0110 – Re	served					
		0111 – Re	served					
			rmal Mode					
				and monitor or	n pins			
		1010 – Re						
		1011 – Re						
			-	and monitor of	on pins			
		1101 – Re						
		1110 – Re						
		1111 – Re						
								e can read this
			a software re		s to determine		was performe	d and its result
	BST	BIST State		-sel.				
	001			ware when Bl	ST in ongoing			
	FAIL	BIST Test	•			•		
			•	ware when Bl	ST error has o	occurred FAI	I is cleared to	n 0 hv
				BIST comman				5 0 Dy
	FINISH		pletion Flag					
				ardware when	BIST controlle	er finishes the	e test. FINISH	l is cleared to
					nmand is issue			
	BSTCMD[3-0]	•	IST Commar					



Writing BSTCMD[3-0] with value 4b'0101 causes the BIST controller to perform BIST. Writing BSTCMD[3-0] with value 4b'1010 causes the BIST controller to perform BIST, and after BIST is completed, it automatically generates a software reset.

Writing BSTCMD[3-0] with value 4b'0000 causes FAIL and FINISH bits to be cleared to 0. Any other value will either have no effect or abort any ongoing BIST.

After the BSTCMD is issued, CPU is paused until BIST is completed. Any BIST operation will result in undefined CPU states, and undefined SRAM content. Therefore, it is highly recommended that a software reset or initiation should be performed after any BIST operation. Please also note MODE[3-0], FINISH and FAIL bits are not cleared by software resets.


TSTMON (0xA014h) Test Monitor Flag R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	TSTMON[7-0]									
WR	TSTMON[7-0]									

TSTMON register stores temporary status and is initialized by power-on reset only.

1.21 System Clock Monitoring


SYSCLK in normal running mode is monitored by SOSC32KHz. If SYSCLK is not present in normal mode for four SOSC32KHz cycles, a hardware reset is triggered.



1.22 <u>Reset</u>

There are several reset sources which include both software resets and hardware resets. Software resets include command reset, WDT reset and ECC error reset. Hardware resets include power-on reset (low voltage detect on VDDC), LVD reset (low voltage detect on VDD), SYSCLK monitor reset, and external RSTN reset. Software reset only restores some registers to default values, and hardware reset restores all registers to its default values.

RSTN reset will filter out any low glitch on RSTN with less than 4msec. All hardware reset condition once being met will be extended by 4 msec when exiting reset. Internal hardware reset also has feedback to RSTN pin and extends the reset duration by external RSTN R/C time. The reset scheme is shown in the following diagram.





RSTCMD (0xA017h) Reset Command Register R/W (0x00) TB Protected

	. ,			. ,									
	7	6	5	4	3	2	1	0					
RD	-	-	-	-	CKMRF	ECCRF	WDTRF	CMDRF					
WR	RSTCKM	RSTECC	-	CLRF		RSTC	VD[3-0]						
	RSTCKM	Reset Ena	able for Clock	Monitor Fault									
					c fault detection	n. RSTCKM is	s cleared to 0	after any					
			fault RSTCKN										
	RSTECC				e Fetch ECC E								
		RSTECC=1 enables reset at e-Flash code fetch ECC error. Default RSTECC is 0.											
	CKMRF		Clock Monitor Fault Reset Flag										
		CKMRF is set to 1 by hardware when a clock fault reset has occurred. CKMRF is not											
			•	power-on res	set.								
	ECCRF		r Reset Flag										
							curred. ECCF						
			-	=1. ECCRF i	s not cleared	by reset excep	ot power-on re	set.					
	WDTRF	WDT Res	•										
			•	ardware wher	า WTRF, WT1	RF or WT2RF	is set.						
	CLRF	Clear Res	0										
		-			ECCRF, WD1	RF, and CME	DRF. It is self-	cleared.					
	RSTCMD[3-0]		Reset Comma										
		•					nces will cause						
			y other value	will clear the s	sequence state	e. These bits a	are write-only	and self-					
	. . .	cleared.											
	Note: Bit 4~7	of RSTCMD	register can'	t be read.									

Note: Bit 4~7 of RSTCMD register can't be read.

2. Flash Controller

The flash controller connects the CPU to the on-chip embedded FLASH memory. The FLASH memory functions as the program storage as well as non-volatile data storage. The program access of the FLASH does not require any special attention. When an ECC error occurs during program fetch, there comes out ECC interrupt or reset.

When the FLASH is used as data storage, software issues commands to the FLASH controller through the XFR registers. And when the FLASH controller processes these commands, CPU is held idle until the commands are completed. There is a timeout mechanism for holding CPU in idle to prevent hanged operations.

From FLASH controller point 2of view, the embedded Flash is always in 16-bit width with no distinction between ECC and data information. For code storage through FLASH controller, ECC byte (upper MSB 8-bit) must be calculated by software. During read command, ECC is detected but not corrected, and the raw content is loaded into FLSHDAT[15-0]. If ECC error is detected, FAIL status is set after the read command.

The e-Flash contains 128 pages (also referred as Sector), and each page is 512x16. It also contains two IFB (Information Blocks) pages. In Flash operation, the erase command only operates on units of page.

,				· ·	,,		1		
7	6	5		3		2	1	0	
WRVFY	BUSY	FAIL	CMD4	CMI	D3 C	MD2	CMD1	CMD0	
	CYC[2-0]		CMD4	CMI	D3 C	MD2	CMD1	CMD0	
WRVFY	compares	s it with whicl	h should be v	written to t	he flash. If	there is	a mismatch, t	his bit	
BUSY	Flash con	nmand is in p	processing.	This bit in	dicates tha	t Flash C	Controller is ex		
FAIL CYC[2-0]	reason. I issuing a command into prote Program RSTCMD the future Flash Col	t is recomme command to d is issued. P cted region, should check [2] (ECCRF) ECC errors mmand Time	ended that th the Flash co Possible caus ECC read en RSTCMD[2 is 1, the pro can't be resp Out	e program ontroller. I ses of FAII rror, and c 2] for a flas ogram mus conded to	a should ve t is not cle _ include a ommand ti sh operatic st write RS PECCAD[erify the c ared by r ddress o meout. n if FLSF TCMD[4] 15:0]	command exe reading when out of range, o HCMD[5] (FAI] as 1 to clear	cution after a new r address falls L) is set. Once ECCRF, or all	
	is SYSCLK/256/(ISPCLKF[7-0]+1). The number of cycles is tabulated as following.								
	0	0	0		55		5435		
	0	0	1		60		5953		
	0	1	0		65		645	2	
	0	1	1		69		689	7	
	1	0	0		75		740	8	
	1	0	1		80		790	6	
	1	1	0		85		840	4	
	1	1	1		89		888	9	
CMD4 – CMD	 For normal operations, CYC[2-0] should be set to 111. Flash Command These bits define commands for the Flash controller. The valid commands are listed in the following table. Any invalid commands do not get executed but return with a Fail bit. 								
	CMD4	CMD3	CMD2	CMD1	CMD0		COMMA	ND	
			0			1	Main Memor		
	WRVFY BUSY FAIL CYC[2-0]	WRVFY BUSY CYC[2-0] WRVFY Write Rescompares represent BUSY Flash con Flash Reacter Flash Conmand reason. It issuing a command into prote Program RSTCMD the future CYC[2-0] CYC[2-0] Flash Con CYC[2-0] is SYSCL O O<	WRVFY BUSY FAIL CYC[2-0] Write Result Verify. A compares it with which represents 0. It is reset BUSY Flash command is in p Flash Read, Write, or FAIL Command Execution reason. It is recommend issuing a command to command is issued. P into protected region, Program should check RSTCMD[2] (ECCRF) the future ECC errors CYC[2-0] Flash Command Time CYC[2-0] defines com- is SYSCLK/256/(ISPC) CYC[2-0] O 0 1 1 0 1 0 1 1 CMD4 – CMD0 Flash Command These bits define com- following table. Any in	T 6 5 4 WRVFY BUSY FAIL CMD4 WRVFY BUSY FAIL CMD4 WRVFY Write Result Verify. At the end of compares it with which should be verepresents 0. It is reset to 1 by har BUSY Flash command is in processing. FAIL Command Execution Result. It is reason. It is recommended that the issuing a command to the Flash command is issued. Possible cause into protected region, ECC read er Program should check RSTCMD[2] (ECCRF) is 1, the protected region, ECC read er Program should check RSTCMD[2] (ECCRF) is 1, the protected region, ECC read er Program should check RSTCMD[2] (ECCRF) is 1, the protected region, ECC read er Program should check RSTCMD[2] (ECCRF) is 1, the protected region, ECC read er Program should check RSTCMD[2] (ECCRF) is 1, the protected region, ECC read er Program should check RSTCMD[2] (CYC[2-0] Flash Command Time Out CYC[2-0] CYC[2-0] Flash Command Time Out CYC[2-0] 0 0 1 Image: CYC[2-0] Flash Command 1 1 Image: CYC[2-0] 0 0 1 1 Image: CYC[2-0] Flash Comm	7 6 5 4 3 WRVFY BUSY FAIL CMD4 CMI CYC[2·0] CMD4 CMI CMI WRVFY BUSY FAIL CMD4 CMI WRVFY Write Result Verify. At the end of a write cyclopy compares it with which should be written to the represents 0. It is reset to 1 by hardware when Flash command is in processing. This bit implication of the presents 0. It is reset to 1 by hardware when Flash Read, Write, or Sector Erase and other Command Execution Result. It is set if the presents 0. It is recommended that the program issuing a command to the Flash controller. It command is issued. Possible causes of FAII into protected region, ECC read error, and command is issued. Possible causes of FAII into protected region, ECC read error, and command is issued. Possible causes of FAII into protected region, ECC read error, and command is issued. Possible causes of FAII into protected region, ECC read error, and command the future ECC errors can't be responded to CYC[2-0] CYC[2-0] Flash Command Time Out CYC[2-0] CYC[2-0] V 0 0 0 1 0 0 0 0 0 0 0 1 0 1 0 1 0 1 0 0 <t< td=""><td>T 6 5 4 3 WRVFY BUSY FAIL CMD4 CMD3 C WRVFY BUSY FAIL CMD4 CMD3 C WRVFY Write Result Verify. At the end of a write cycle, hardware compares it with which should be written to the flash. If represents 0. It is reset to 1 by hardware when another Flash command is in processing. This bit indicates that Flash Read, Write, or Sector Erase and other command FAIL Command Execution Result. It is set if the previous correason. It is recommended that the program should vere issuing a command to the Flash controller. It is not cle command is issued. Possible causes of FAIL include a into protected region, ECC read error, and command the future ECC errors can't be responded to PECCAD[2] (ECCRF) is 1, the program must write RS the future ECC errors can't be responded to PECCAD[2] CYC[2-0] Flash Command Time Out CYC[2-0] WRITE 0 0 0 55 0 0 1 69 1 0 1 1 69 1 1 89 For normal operations, CYC[2-0] should be set to 111. CMD4 CMD4 CMD4 CMD4 CMD4 CMD4 CMD4</td><td>T 6 5 4 3 2 WRVFY BUSY FAIL CMD4 CMD3 CMD2 WRVFY BUSY FAIL CMD4 CMD3 CMD2 WRVFY Write Result Verify. At the end of a write cycle, hardware reads compares it with which should be written to the flash. If there is represents 0. It is reset to 1 by hardware when another ISP com Flash Command is in processing. This bit indicates that Flash 0 BUSY Flash cead, Write, or Sector Erase and other commands are not command time flash cad, write, or Sector Erase and other commands are not command is issued. Possible causes of FAIL include address of into protected region, ECC read error, and command timeout. Program should check RSTCMD[2] for a flash operation if FLSI RSTCMD[2] (ECCRF) is 1, the program must write RSTCMD[4] the future ECC errors can't be responded to PECCAD[15:0] CYC[2-0] Flash Command Time Out CYC[2-0] WRITE 0 0 55 0 0 0 55 0 0 0 0 1 69 0 1 0 0 75 1 0 0 0 55 0 0 0 1 89 1 1 0 1 89 1</td><td>WRVFYBUSYFAILCMD4CMD3CMD2CMD1WRVFYWrite Result Verify. At the end of a write cycle, hardware reads back the dat compares it with which should be written to the flash. If there is a mismatch, t represents 0. It is reset to 1 by hardware when another ISP command is exect Flash command is in processing. This bit indicates that Flash Controller is es Flash Read, Write, or Sector Erase and other commands are not valid. Command Execution Result. It is set if the previous command execution fails reason. It is recommended that the program should verify the command exe issuing a command to the Flash controller. It is not cleared by reading when command is issued. Possible causes of FAIL include address out of range, o into protected region, ECC read error, and command timeout. Program should check RSTCMD[2] for a flash operation if FLSHCMD[5] (FAI RSTCMD[2] (ECCRF) is 1, the program must write RSTCMD[4] as 1 to clear the future ECC errors can't be responded to PECCAD[15:0]CYC[2-0]Flash Command Time Out CYC[2-0]CYC[2-0]CYC[2-0]WRITEERAS 00001000100010001000100010001000100010001000100010101</td></t<>	T 6 5 4 3 WRVFY BUSY FAIL CMD4 CMD3 C WRVFY BUSY FAIL CMD4 CMD3 C WRVFY Write Result Verify. At the end of a write cycle, hardware compares it with which should be written to the flash. If represents 0. It is reset to 1 by hardware when another Flash command is in processing. This bit indicates that Flash Read, Write, or Sector Erase and other command FAIL Command Execution Result. It is set if the previous correason. It is recommended that the program should vere issuing a command to the Flash controller. It is not cle command is issued. Possible causes of FAIL include a into protected region, ECC read error, and command the future ECC errors can't be responded to PECCAD[2] (ECCRF) is 1, the program must write RS the future ECC errors can't be responded to PECCAD[2] CYC[2-0] Flash Command Time Out CYC[2-0] WRITE 0 0 0 55 0 0 1 69 1 0 1 1 69 1 1 89 For normal operations, CYC[2-0] should be set to 111. CMD4 CMD4 CMD4 CMD4 CMD4 CMD4 CMD4	T 6 5 4 3 2 WRVFY BUSY FAIL CMD4 CMD3 CMD2 WRVFY BUSY FAIL CMD4 CMD3 CMD2 WRVFY Write Result Verify. At the end of a write cycle, hardware reads compares it with which should be written to the flash. If there is represents 0. It is reset to 1 by hardware when another ISP com Flash Command is in processing. This bit indicates that Flash 0 BUSY Flash cead, Write, or Sector Erase and other commands are not command time flash cad, write, or Sector Erase and other commands are not command is issued. Possible causes of FAIL include address of into protected region, ECC read error, and command timeout. Program should check RSTCMD[2] for a flash operation if FLSI RSTCMD[2] (ECCRF) is 1, the program must write RSTCMD[4] the future ECC errors can't be responded to PECCAD[15:0] CYC[2-0] Flash Command Time Out CYC[2-0] WRITE 0 0 55 0 0 0 55 0 0 0 0 1 69 0 1 0 0 75 1 0 0 0 55 0 0 0 1 89 1 1 0 1 89 1	WRVFYBUSYFAILCMD4CMD3CMD2CMD1WRVFYWrite Result Verify. At the end of a write cycle, hardware reads back the dat compares it with which should be written to the flash. If there is a mismatch, t represents 0. It is reset to 1 by hardware when another ISP command is exect Flash command is in processing. This bit indicates that Flash Controller is es Flash Read, Write, or Sector Erase and other commands are not valid. Command Execution Result. It is set if the previous command execution fails reason. It is recommended that the program should verify the command exe issuing a command to the Flash controller. It is not cleared by reading when command is issued. Possible causes of FAIL include address out of range, o into protected region, ECC read error, and command timeout. Program should check RSTCMD[2] for a flash operation if FLSHCMD[5] (FAI RSTCMD[2] (ECCRF) is 1, the program must write RSTCMD[4] as 1 to clear the future ECC errors can't be responded to PECCAD[15:0]CYC[2-0]Flash Command Time Out CYC[2-0]CYC[2-0]CYC[2-0]WRITEERAS 00001000100010001000100010001000100010001000100010101	

FLSHCMD (A025h) Flash Controller Command Register R/W (0x80) TB Protected

0 0 0 1

1

0

0

0

0

1

0

0

0

0

1

0

0

0

0

1

1

0

0

0

0

Main Memory Sector Erase

Main Memory Write

IFB Read

IFB Write

IFB Sector Erase



For any Read command, the result high byte contains the ECC code, and low byte contains the data that is ECC corrected. If there is any ECC error, then FAIL bit is set. To find out what ECC error occurs, software can inspect PECCIF1 and PEECIF2 bits in PECCCFG register.

To read the e-Flash raw data, the FCECCEN in PECCCFG register can be set to 0.

FLSHDATL (A020h) Flash Controller Data Register R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0		
RD	Flash Read Data Register DATA[7-0]									
WR		Flash Write Data Register DATA[7-0]								

Please be noted: DATA[7-0] in READ operation will return either ECC corrected data or e-Flash raw data and which depends on FCECEEN bit setting in PECCCFG register.

FLSHDATH (A021h) Flash Controller Data Register R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0	
RD		Flash Read Data Register DATA[15-8]							
WR			Flash	Write Data R	egister DATA	[15-8]			

FLSHADL (A022h) Flash Controller Low Address Data Register R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0
RD			Flash Ad	dress Low By	te Register Al	DDR[7-0]		
WR			Flash Ad	dress Low By	te Register Al	DDR[7-0]		

FLSHADH (A023h) Flash Controller High Address Data Register R/W (0x00) TB Protected

		7	6	5	4	3	2	1	0							
R	D		Flash Address High Byte Register ADDR[15-8]													
V	/R			Flash Add	lress High Byt	te Register AD	DDR[15-8]		Flash Address High Byte Register ADDR[15-8]							

FLSHECC (A024h) Flash ECC Accelerator Register R/W

	7	6	5	4	3	2	1	0	
RD		ECC[7-0]							
WR		DATA[7-0]							

FLSHECC aids the calculation of ECC value of an arbitrary 8-bit data. The data is written to FLSHECC, and its corresponding ECC value can be read out from ECC.

ISPCLKF (A026h) Flash Command Clock Scaler R/W (0x25) TB Protected

	7	6	5	4	3	2	1	0	
RD		ISPCLKF[7-0]							
WR		ISPCLKF[7-0]							

ISPCLKF[7-0] configures the clock time base for generation of Flash erase and write timing. ISPCLK = SYSCLK*(ISPCLKF[7-0]+1)/256. For correct timing, ISPCLK should be set to approximately at 2MHz.

The e-Flash has protection segment size of 1024 x 16. Each protection segment zone includes two Flash pages (also referred as Sector). For CS8977, there are 64 segments at total 64K x 16. Each segment (or called zone) is separately protected by corresponding two bits, PRT and PPT. PRT default after reset is 0 and PPT is 1, where 0 means protected, and 1 means unprotected. Both bits need to be 1 for modification and erasure. PPT (permanent) can be written 0 only and once written 0, it stays 0 until reset. The protection mechanism is the same for IFB0 and IFB1.

FLSHPRT0 (A030h) Flash Zone Protection Register 0 R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0	
RD		FLSHPRT[7-0]							
WR		FLSHPRT[7-0]							

FLSHPRT1 (A031h) Flash Zone Protection Register 1 R/W (0x00) TB Protected

7 6 5 4 3 2 1

								A Division of
RD				FLSHP	RT[15-8]			
WR					RT[15-8]			
FLSHPR ⁻	Γ2 (A032h)	Flash Zone I	Protection Re	gister 2 R/W	(0x00) TB P	rotected		
	7	6	5	4	3	2	1	0
RD	•	, , , , , , , , , , , , , , , , , , ,		FLSHPR	RT[23-16]	_		°,
WR					RT[23-16]			
EI SHDB.	Γ3 (Δ033h)	Flash Zone I	Protection Re	egister 3 R/W		rotected		
	7			4	3		4	0
RD	1	6	5		3 RT[31-24]	2	1	0
WR					RT[31-24]			
FLSHPR	. ,			egister 4 R/W	. ,			
	7	6	5	4	3	2	1	0
RD					RT[39-32]			
WR				FLSHPR	RT[39-32]			
FLSHPR	Г5 (A035h)	Flash Zone I	Protection Re	egister 5 R/W	(0x00) TB P	rotected		
	7	6	5	4	3	2	1	0
RD		·	·	FLSHPR	RT[47-40]		·	·
WR				FLSHPR	RT[47-40]			
FLSHPR ⁻	Г6 (A036h)	Flash Zone I	Protection Re	egister 6 R/W	(0x00) TB P	rotected		
	7	6	5	4	3	2	1	0
RD				FLSHPR	RT[55-48]			
WR					T[55-48]			
FI SHPR	Γ7 (Δ037h)	Flash Zone I	Protection Re	gister 7 R/W	(0x00) TB P	rotected		
	7	6	5	4	3	2	1	0
RD	1	0	5	_	T[63-56]	2	I	0
WR					RT[63-56]			
							- 1 1 1	
FLSHPP	, ,			ermanent Reg		. ,		
	7	6	5	4	3	2	1	0
RD					PT[7-0]			
WR					PT[7-0]			
FLSHPP	Г1 (A0C1h)	Flash Zone	Protection Pe	ermanent Reg	ister 1 R/W	(0xFF) TB Pro	otected	
	7	6	5	4	3	2	1	0
RD				FLSHPI	PT[15-8]			
WR				FLSHPI	PT[15-8]			
FLSHPP	Г2 (A0C2h)	Flash Zone	Protection Pe	ermanent Reg	jister 2 R/W	(0xFF) TB Pro	otected	
	7	6	5	4	3	2	1	0
RD		1		FLSHPF	PT[23-16]	1		
WR				FLSHPF	PT[23-16]			
FLSHPP	[3 (A0C3h)	Flash Zone	Protection Pe	ermanent Reg	uister 3 R/W	(0xFF) TB Pr	otected	
	7	6	5	4	3	2	1	0
RD	i	0	5		9 27[31-24]	<u>۲</u>		0
WR					PT[31-24]			
			Brada di E					
FLSHPP	. ,			ermanent Reg		-	tected	
	7	6	5	4	3	2	1	0

LUMISSIL

MICROSYSTEMS

LUMISSIL

								A Division of
RD				FLSHPP	T[39-32]			
WR				FLSHPP	T[39-32]			
FLSHPI	PT5 (A0C5h)	Flash Zone I	Protection Pe	rmanent Reg	ister 5 R/W (0xFF) TB Pro	otected	
	7	6	5	4	3	2	1	0
RD				FLSHPP	T[47-40]			
WR				FLSHPP	T[47-40]			
FLSHPI	PT6 (A0C6h)	Flash Zone I	Protection Pe	rmanent Reg	ister 6 R/W (0xFF) TB Pro	tected	
	7	6	5	4	3	2	1	0
RD				FLSHPP	T[55-48]	L	L	L
WR				FLSHPP	T[55-48]			
FLSHPI	PT7 (A0C7h)	Flash Zone I	Protection Pe	rmanent Reg	ister 7 R/W (0xFF) TB Pro	otected	
	7	6	5	4	3	2	1	0
RD		•	•	FLSHPP	T[63-56]			
WR				FLSHPP	T[63-56]			
FLSHP	TI (A0C8h) Fl	ash IFB Prot	ection Regist	er R/W (0bX)	(11XX00) TB	Protected		
	7	6	5	4	3	2	1	0
RD	-	-	IFBPPT1	IFBPPT0	-	-	IFBPRT1	IFBPRT0
WR	-	-	IFBPPT1	IFBPPT0	-	-	IFBPRT1	IFBPRT0
FLSHPI	RTC (A027h)	Flash Contro	oller Code Pre	otection Regi	ster R/W (0x	00) TB Prote	cted	•
	7	6	5	4	3	2	1	0

	7	6	5	4	3	2	1	0		
RD		-								
WR		FLSHPRTC[7-0]								

This register further protects the code space (0x0000 – 0xFFF). The protection is on after any reset. Software writes "55" into this register to turn off protection. However, protection is maintained on until a wait time (approximately 300msec) has expired. The 300msec delay prevents any false action due to power or interface transient. Any write value other than "55" will turn on the protection immediately. STAT indicates the protection status. STAT=1 indicates the protection is off, and STAT=0 indicates the protection is on.

FLSHVDD (A015h) Flash VDD Switch Control Register R/W (0x00) TB Protected

	7	6	5	4	3	2	1	0
RD		- · · · · ·						SLEEPSW
WR	FLSHVDD[7-0]							

FLSHVDD is used to control the supply voltage to the e-Flash during sleep mode. Writing FLSHVDD with 0x55 will set SLEEPSW to 1. If SLEEPSW=1, the power supply to the e-Flash is turned off during sleep mode. The default for SLEEPSW is 0, so the e-Flash supply is always on.



3. <u>I²C Slave Controller 2 (I2CS2)</u>

The I²C Slave Controller 2 has dual functions – as a debug port for communication with host or as a regular I²C slave port. Both functions can coexist. I²C Slave 2 controller also supports the clock stretching functions.

The debug accessed by the host is through I²C slave address defined by SI2CSDBGID register and enabled by DBGSI2C2EN=1. When I2CS2 received this matched address, a DBG interrupt is generated. This is described in the Debug and ISP sections. If DBGSI2C2EN=0, then I2CS2 functions as a regular I²C slave. The address of the slave is set by I2CSADR2 register. The MSB in I2CSADR2 is the enable bit for the I²C slave controller and I2CSADR2[6-0] specifies the actual slave address.

In receive mode, the controller detects a valid matched address and issues an ADDRMI interrupt. At the same time, the data bit on SDA line is shifted into the receive buffer. The RCBI interrupt is generated whenever a complete byte is received and is ready to be read from I2CSDAT2. If the software does not respond to RCBI interrupt in time (i.e., RCBI is not cleared) for any reason, and a new byte is received, the controller either forces a NACK response on I²C (if CLKSTREN bit is not set) or by pulling and holding SDA low (if CLKSTREN bit is set) to stretch the SCL low duration to force the master into a wait state. In clock stretching mode, SCL is released when the software responds to RCBI interrupt and clears RCBI flag.

In transmit mode, the controller detects a valid matched address and issues an ADDRMI interrupt. At the same time, the data preloaded in the transmit data register through I2CSDAT2 is transferred to the transmit shift register and is serially shifted out onto SDA line. When this occurs, the controller generates a TXBI interrupt to inform the software that a new byte can be written into I2CSDAT2. When the shift register is empty and ready for the next transmit, the slave controller checks if the new byte is written to the I2CSDAT2. If TXBI is not cleared, it indicates lack of new data and the slave controller holds SCL line low to stretch the current clock cycle if CLKSTREN is set. If the clock stretching is not enabled, the slave controller takes the old byte into the shift register and replies with NACK, thus causing data corruption. On the other hand, if the master returns the NACK after the byte transfer, this indicates the end of data to the I²C slave. In this case, the I²C slave releases the data line to allow the master to generate a STOP or REPEAT START.

The I²C slave controller also implements the input noise spike filter, and this is enabled by INFILEN bit in the I2CSCON2 register. The filter is implemented using digital circuit. When INFILEN is set, the spikes less than 1/2 SYSCLK period on the input of SDA and SCL lines are filtered out. If INFILEN is low, no input filtering is done. The following registers are related to I²C Slave Controller. I²C slave controller also uses SYSCLK to sample the SCL and SDA signals, and therefore the maximum allowable I²C bus speed is limited to SYSCLK/8 with conforming data setup and hold time. If setup and hold time cannot be guaranteed, then it is recommended the bus speed is limited to 1/40 SYSCLK.

	1 1	-						
	7	6	5	4	3	2	1	0
RD	-	-	-	START	-	-	-	XMT
WR	I2CSRST	EADDRMI	ESTOPI	ERPSTARTI	ETXBI	ERCBI	CLKSTREN	INFILEN
Ľ	2CSRST	I ² C Slave F	Reset bit					
							achine. Clear	this bit for
				-	rs the I2CSAE	DR2 (I ² C slave	e address x).	
E	EADDRMI		nterrupt Enabl					
						interrupt. This	s interrupt is ge	enerated
				a matched ad	ldress.			
E	ESTOPI		errupt Enable					
				•	ne I ² C slave in	terrupt.		
E	ERPSTARTI		TI Interrupt Er					
					t as the I ² C sla	•		
	ТХВІ						e I ² C slave int	
	ERCBI					•	ne I ² C slave in	
C	CLKSTREN		•			•	ction of the sla	ive
					nal feature def	•		
			• •		•	, .	itten into trans	
							ata cannot be	
			ift register. Th	ne programme	r must write th	ne same data	again to the tr	ansmit
		buffer.						
I	NFILEN	•	Filter Enable					
				•		d SCL lines. V	Vhen the filter	is enabled,
		it filters out	the spike of I	ess than 50ns	ec.			

I2CSCON2 (0xDB) I2CS2 Configuration Register R/W (0x00)



XMT This bit is set by the controller when the I²C slave is in transmit operation. It is cleared when the I²C slave controller is in receive operation.

	7	6	5	4	3	2	1	0			
RD	FIRSTBT	ADDRMI	STOPI	RPSTARTI	TXBI	RCBI	START	NACK			
WR	DADDR	ADDRMI	STOPI	RPSTARTI	HOLDT[3]	HOLDT[2]	HOLDT[1]	HOLDT[0]			
	FIRSTBTThis bit is set to indicate the data in the data register as the first byte received after address match. This bit is cleared after the first byte of the transaction is read. The bit is read only and generated by the slave controller.DADDRDouble Address Enable If DADDR=1, the LSB bit of the address register is ignored. This allows receiving two consecutive slave addresses, for example, 0x1010000 and 0x1010001.										
	ADDRMI Slave Address Match Interrupt Flag bit This bit is set when the received address matches the address defined in I2CSADR2. If ADDRMI is set, this generates an interrupt. This bit must be cleared by software.										
	STOPI	Stop Condition Interrupt Flag bit This bit is set when the slave controller detects a STOP condition on the SCL and SDA lines. This bit must be cleared by software.									
	RPTSARTI	This bit is	Repeat Start Condition Interrupt Flag bit This bit is set when the slave controller detects a REPEAT START condition on the SCL and SDA lines. This bit must be cleared by software.								
	ТХВІ	Transmit I This bit is	Buffer Interrup set when the	et Flag slave controlle	er is ready to a n into I2CSDA	accept a new l	byte for transr	nission. This			
	RCBI	This bit is		slave controlle	er puts new da fter the softwa			ready for			
	START	lines. This	set when the bit is not very	/ useful as the	er detects a S start of transa cleared when S	action can be	indicated by a	ddress			
	 match interrupt. This read-only bit is cleared when STOP condition is detected. NACK NACK Condition This bit is set when the host responds with NACK in the byte transaction. This bit is only meaningful for slave-transmit operation. Please be noted: If the master returns with NACK on the byte transaction, the slave does not upload new data into the shift register. And the slave transmits the old data again as the next transfer, and this re-transmission continues if NACK is repeated until the transmission is successful and returned with ACK. This bit is cleared when a new ACK is detected or it can be cleared by software. 										
	HOLDT[3-0]	specificati "SYSCLK	on requires fo *(HOLDT[3:0]	or minimum of $+3) \ge 300$ nse	n SYSCLK cyc 300nsec hold ec hold time" e should be set	time, so the c quation must	ondition of				

I2CSST2 (0xDC) I2CS2 Status Register R/W (0x00)

I2CSADR2 (0xDD) I2CS2 Slave Address 1 Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	XMT		I2CADDR[6-0]							
WR	I2CSEN		SADDR2[6-0]							
l: S	(MT 2CSEN SADDR2[6-0] 2CADDR[6-0]	slave is in Set this bi 7-bit Slave When writ When rea	receiving op t to enable th Address ten, SADDR2 d, I2CADDR[eration. e I ² C slave co 2[6-0] stores tl 6-0] holds the	ontroller. he slave addre	ess of the slav s of the receiv	ved slave add	when the I ² C		

I2CSDAT2 (0xDE) I2CS2 Data Register R/W (0x00)

7 6 5 4 3 2 1 0



RD	I ² C Slave Receive Data Register
WR	I ² C Slave Transmit Data Register

I2CSADR2A (0xDF) I2CS2 Slave Address 2 Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	I2CS2AEN		-							
WR	I2CS2AEN		SADDR2A[6-0]							
	I2CS2AEN Set this bit to enable the I ² C slave SADDR2A match.									

SADDR2A[6-0] 7-bit Slave Address

When written, SADDR2A[6-0] stores the 2nd slave address of the slave.



4. EUART1 with Enhanced Function of UART1

LIN-capable 16550-like EUART1 is an enhanced UART controller (EUART) with separate transmit and receive FIFO. Both transmit and receive FIFO are 15-bytes deep and can be parameterized for interrupt triggering. The addition of FIFO significantly reduces the CPU load to handle high-speed serial interface. Transmit FIFO and receive FIFO have respective interrupt trigger levels that can be set based on optimal CPU performance. The EUART1 also has dedicated 16-bit Baud Rate generator and thus provides accurate baud rate under wide range of system clock frequency.

-	\	-	-	. ,							
	7	6	5	4	3	2	1	0			
RD	EUARTEN	SB	WLS[1]	WLS[0]	BREAK	OP	PERR	SP			
WR	EUARTEN	SB	WLS[1]	WLS[0]	BREAK	OP	PE	SP			
	EUARTEN	Transmit	and Receive	Enable bit							
						ons: Transmi	t messages in	the TX FIFO			
		and store received messages in the RX FIFO.									
	SB Stop Bit Control										
	Set to enable 2 Stop bits, and clear to enable 1 Stop bit.										
	WLS[1-0] The number of bits of a data byte. This does not include the parity bit when parity is enable										
	00 - 5 bits										
	01 - 6 bits										
		10 - 7 bits	-								
		11 - 8 bits	-								
	BREAK		-		by SYNC byte						
					e UART inter			ut at low for			
					ved by a SYN	• •	,	o o vo volo to d			
				-	bing. It is self-		ardware when	completed.			
		•	-		EUART1 interr	•	t transmission	offer SVNC			
			insmitted.	ing data into	TX FIFO. The	uala wiii slai	t transmission	railer Stric			
	OP	•	n Parity Contr	ol Bit							
	PE/PERR		able / Parity E								
					able parity che	ecking function	ns If read PF	RR=1			
					data of RX F						
	SP		t Control Bit								
	-	•		rity bit is alwa	ays transmittee	d as 1.					
			, -	,	,						

SCON1 (0xB1) EUART1 Configuration Register R/W (0x00)

SCON1X (0xB2) EUART1 Configuration Register R/W (0x00)

			-		-						
	7	6	5	4	3	2	1	0			
RD	RXST	BERR	BECLRX	BECLRR	LBKEN	BERIE	-	TXPOL			
WR	-	BERR	BECLRX	BECLRR	LBKEN	BERIE	CLRFIFO	TXPOL			
	RXST	Receive Status RXST controlled by hardware. RXST is set by hardware when a START bit is detected. It is cleared when STOP condition is detected.									
	BITERR Bit Error Flag BITERR is set by hardware when received bit does not match with transmit bit, if BERIE=1 then this error generates an interrupt. BITERR must be cleared by software.										
	BECLRX										
	BECLRR	If BECLR	X=1, when Bl		by hardware, I		immediately	disables			
	current reception and clears RX state machines and FIFO. LBKEN Enable EUART Loopback Test When LBKEN=1, EUART1 enters into loopback mode, with its TX output connected to RX input. When in loopback mode, corresponding MFCFG bit must be cleared to prevent the TX pin output.										
	BERIE CLRFIFO	Bit Error	nterrupt Enat ar transmit/re	ble (1:Enable / ceived FIFO p		ate machine.	CLRFIFO bit i	s auto cleared			



RD	7	C			/ (0x00)	2	1	0
RD	7	6	5	4	3	2	1	0
		RFL[3	-				<u>[3-0]</u>	
WR		RFLT[-		<u> </u>		T[3-0]	
	RFL[3-0]	Current Re count.	eceive FIFC	level. This is	s read only and	d indicates the	e current rece	eive FIFO k
	RFLT[3-0]		FO trigger	threshold Th	is is write-only	RDA interru	pt will be gen	erated who
				an RFLT[3-0].			pr mi se gen	
		RFLT[3-0]			Descriptio	on		
		0000	RX FIFC	trigger level	= 0			
		0001	RX FIFC	trigger level	= 1			
		0010	RX FIFC) trigger level	= 2			
		0011	RX FIFC	trigger level	= 3			
		0100	RX FIFC) trigger level	= 4			
		0101	RX FIFC	trigger level	= 5			
		0110	RX FIFC) trigger level	= 6			
		0111	RX FIFC	trigger level	= 7			
		1000	RX FIFC) trigger level	= 8			
		1001	RX FIFC	trigger level	= 9			
		1010	RX FIFC	trigger level	= 10			
		1011	RX FIFC	trigger level	= 11			
		1100	RX FIFC	trigger level	= 12			
		1101	RX FIFC	trigger level	= 13			
		1110	RX FIFC	trigger level	= 14			
		1111	Reset R	eceive State	Machine and C	lear RX FIFO		
	TFL[3-0]	Current Tra	ansmit FIF	D level. This i	s read only an	d indicates th	e current trar	nsmit FIFC
		count.			-			
	TFLT[3-0]				his is write-only	y. TRA interru	ıpt will be ger	
		TFL[3-0] is	less than			-	ıpt will be ger	
	IFL1[3-0]	TFL[3-0] is TFLT[3-0]	less than	[FLT[3-0].	Descriptio	on		
	TFL1[3-0]	TFL[3-0] is TFLT[3-0] 0000	Reset Tr	rFLT[3-0]. ransmit State	Description Machine and C	on		
	TFL1[3-0]	TFL[3-0] is TFLT[3-0] 0000 0001	Reset Tr TX FIFO	rFLT[3-0]. ansmit State trigger level	Description Machine and C = 1	on		
	TFL1[3-0]	TFL[3-0] is TFLT[3-0] 0000 0001 0010	Reset Tr TX FIFO TX FIFO	rFLT[3-0]. ansmit State trigger level trigger level	Description Machine and C = 1 = 2	on		
	IFL1[3-0]	TFL[3-0] is TFLT[3-0] 0000 0001 0010 0011	Reset Tr TX FIFO TX FIFO TX FIFO	rFLT[3-0]. ansmit State trigger level trigger level trigger level	Description Machine and (= 1 = 2 = 3	on		
	IFL1[3-0]	TFL[3-0] is TFLT[3-0] 0000 0001 0010 0011 0100	Reset Tr TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO	rFLT[3-0]. cansmit State trigger level trigger level trigger level trigger level	Description Machine and C = 1 = 2 = 3 = 4	on		
	1711[3-0]	TFL[3-0] is TFLT[3-0] 0000 0001 0010 0011 0100 0101	Reset Tr TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO	rFLT[3-0]. ansmit State trigger level trigger level trigger level trigger level trigger level	Description Machine and () = 1 = 2 = 3 = 4 = 5	on		
	IFL1[3-0]	TFL[3-0] is TFLT[3-0] 0000 0001 0010 0011 0100 0101 0110	Reset Tr TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO	rFLT[3-0]. cansmit State trigger level trigger level trigger level trigger level trigger level trigger level	Description Machine and C = 1 = 2 = 3 = 4 = 5 = 6	on		
	TFL1[3-0]	TFL[3-0] is TFLT[3-0] 0000 0001 0010 0011 0100 0101 0110 0111	Reset Tr TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO	rFLT[3-0]. cansmit State trigger level trigger level trigger level trigger level trigger level trigger level	Description Machine and C = 1 = 2 = 3 = 4 = 5 = 6 = 7	on		
	1761[3-0]	TFL[3-0] is TFLT[3-0] 0000 0001 0010 0011 0100 0101 0110 0111 1000	Reset Tr TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO	rFLT[3-0]. ansmit State trigger level trigger level trigger level trigger level trigger level trigger level trigger level trigger level	Description Machine and 0 = 1 = 2 = 3 = 4 = 5 = 6 = 7 = 8	on		
	IFL1[3-0]	TFL[3-0] is TFLT[3-0] 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001	Reset Tr TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO TX FIFO	rFLT[3-0]. ransmit State trigger level trigger level trigger level trigger level trigger level trigger level trigger level trigger level	Description Machine and C = 1 = 2 = 3 = 4 = 5 = 6 = 7 = 8 = 9	on		
	IFL1[3-0]	TFL[3-0] is TFLT[3-0] 0000 0001 0010 0010 0101 0110 0111 1000 1001 1010	less than Reset Tr TX FIFO	rFLT[3-0]. ansmit State trigger level trigger level trigger level trigger level trigger level trigger level trigger level trigger level trigger level	Description Machine and 0 = 1 = 2 = 3 = 4 = 5 = 6 = 7 = 8 = 9 = 10	on		
	1761[3-0]	TFL[3-0] is TFLT[3-0] 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1011	less than Reset Tr TX FIFO	TFLT[3-0]. ansmit State trigger level trigger level	Description Machine and C = 1 = 2 = 3 = 4 = 5 = 6 = 7 = 8 = 9 = 10 = 11	on		
	IFL1[3-0]	TFL[3-0] is TFLT[3-0] 0000 0001 0010 0011 0100 0101 0111 1000 1001 1011 1010	less than Reset Tr TX FIFO TX FIFO	rFLT[3-0]. ansmit State trigger level trigger level	Description Machine and C = 1 = 2 = 3 = 4 = 5 = 6 = 7 = 8 = 9 = 10 = 11 = 12	on		
	IFL1[3-0]	TFL[3-0] is TFLT[3-0] 0000 0001 0010 0010 0101 0110 0111 1000 1001 1010 1011 1100 1101	less thanReset TrTX FIFOTX FIFO	rFLT[3-0]. ansmit State trigger level trigger level	Description Machine and C = 1 = 2 = 3 = 4 = 5 = 6 = 7 = 8 = 9 = 10 = 11 = 12 = 13	on		
	IFLI[3-0]	TFL[3-0] is TFLT[3-0] 0000 0001 0010 0011 0100 0101 0111 1000 1001 1011 1010	less thanReset TrTX FIFOTX FIFO	rFLT[3-0]. ansmit State trigger level trigger level	Description Machine and C = 1 = 2 = 3 = 4 = 5 = 6 = 7 = 8 = 9 = 10 = 11 = 12 = 13 = 14	on		

	-	0	•	-	•	-	•	•
RD	INTEN	TRA	RDA	RFO	RFU	TFO	FERR	TI
WR	INTEN	TRAEN	RDAEN	RFOEN	RFUEN	TFOEN	FERREN	TIEN



INTEN	Interrupt Enable bit. Write only
	Set to enable EUART1 interrupt. Clear to disable interrupt. Default is 0.
TRA/TRAEN	Transmit FIFO is ready to be filled.
	This bit is set when transmit FIFO has been emptied below FIFO threshold. Write "1" to
	enable interrupt. The flag is automatically cleared when the condition is absent.
RDA/RDAEN	Receive FIFO is ready to be read.
	This bit is set by hardware when receive FIFO exceeds the FIFO threshold. Write "1" to
	enable interrupt. RDA will also be set when RFL < RFLT for bus idle duration longer than
	RFLT * 16 * Baud Rate. This is to inform software that there are still remaining unread
	received bytes in the FIFO.
	The flag is cleared when RFL < RFLT and writing "0" to the bit (the interrupts is disabled simultaneously)
RFO/RFOEN	Receive FIFO Overflow Enable bit
	This bit is set when overflow condition of receive FIFO occurs. Write "1" to enable interrupt.
	The flag can be cleared by writing "0" to the bit (The interrupt is disabled simultaneously.),
	or by FIFO reset action.
RFU/RFUEN	Receive FIFO Underflow Enable bit
	This bit is set when underflow condition of receive FIFO occurs. Write "1" to enable interrupt.
	The flag can be cleared by writing "0" to the bit (The interrupt is disabled simultaneously.), or by FIFO reset action.
TFO/TFOEN	Transmit FIFO Overflow Interrupt Enable bit
	This bit is set when overflow condition of transmit FIFO occurs. Write "1" to enable interrupt.
	The flag can be cleared by writing "0" to the bit (The interrupt is disabled simultaneously.),
	or by FIFO reset action.
FERR/FERREN	Framing Error Enable bit
	This bit is set when framing error occurs as the byte is received. Write "1" to enable interrupt.
	The flag must be cleared by writing "0" to the bit (The interrupt is disabled simultaneously.).
TI/TIEN	Transmit Message Completion Interrupt Enable bit
	This bit is set when all messages in the TX FIFO are transmitted and thus the TX FIFO
	becomes empty. Write "1" to enable interrupt. The flag must be cleared by writing "0" to the
	bit (The interrupt is disabled simultaneously.).

SBUF1 (0xB5) EUART1 Data Buffer Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	EUART1 Receive Data Register									
WR		EUART1 Transmit Data Register								

This register is the virtual data buffer register for both receive and transmit FIFO. When being read, it reads out the top byte of the RX FIFO; when being written, it writes into the top byte of the TX FIFO.

SBR1L (0xB6) EUART1 Baud Rate Register Low byte R/W (0x00)

			-	-				-	
	7	6	5	4	3	2	1	0	
RD		SBR1[7:0]							
WR				SBR ²	1[7-0]				

SBR1H (0xB7) EUART1 Baud Rate Register High byte R/W (0x00)

	\ <i>\</i>		0	<u> </u>	()						
	7	6	5	4	3	2	1	0			
RD	SBR1[15-8]										
WR		SBR1[15-8]									
	SPD1[15:0] The Paud Pate Setting of ELIAPT										

SBR1[15-0]

The Baud Rate Setting of EUART.

BUAD RATE = SYSCLK / (SBR1[15-0]+1).

SBRK1 (0xC1) EUART1 Break Configuration Register R/W (0x00)

			-	-						
	7	6	5	4	3	2	1	0		
RD	BRKIEN	-	RCVSPL[1-0]		BRKF	BRKSYNC	BRKLEN[1-0]			
WR	BRKIEN	-	RCVSPL[1-0]		BRKF	BRKSYNC	BRKLEN[1-0]			
	BRKIEN BREAK Completion Interrupt Enable BRKIEN=1 enables EUART1 interrupt when BRK/SYNC transmission is completed									
RCVSPL[1-0] Adjust Receive Sampling Point 00 = 50%										




	01 = 62.5%
	10 = 69%
	11 = 75%
BRKF	BREAK Completion Flag
	BRKF is set by hardware when BRK/SYNC transmission completes. It must be cleared by software.
BRKSYNC	Send SYNC after Break
	If BRKSYNC=0, only the Break field is sent.
	If BRKSYNC=1, a SYNC byte is also sent after Break field.
BRKLEN[1-0]	BREAK Length Setting
	00 = 13 BT
	01 = 14 BT
	10 = 15 BT
	11 = 16 BT



5. EUART2 with LIN Controller

LIN-capable 16550-like EUART2 is an enhanced UART controller (EUART) with separate transmit and receive FIFO. Both transmit and receive FIFO are 15-bytes deep and can be parameterized for interrupt triggering. The addition of FIFO significantly reduces the CPU load to handle high-speed serial interface. Transmit FIFO and receive FIFO have respective interrupt trigger levels that can be set based on optimal CPU performance. The EUART2 has dedicated 16-bit Baud Rate generator and thus provides accurate baud rate under wide range of system clock frequency. The EUART2 also provides LIN extensions that incorporate message handling and baud-rate synchronization. The block diagram of EUART2 is shown in the following.



The following registers are used for configurations of EUART2.

SCON2 (0xC2) UART2 Configuration Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD	EUARTEN	SB	WLS[1]	WLS[0]	BREAK	OP	PERR	SP			
WR	EUARTEN	SB	WLS[1]	WLS[0]	BREAK	OP	PE	SP			
EUARTEN Transmit and Receive Enable bit Set to enable EUART2 transmit and receive functions: Transmit messages in the TX FIFO and store received messages in the RX FIFO.											
SB Stop Bit Control Set to enable 2 Stop bits, and clear to enable 1 Stop bit.											
WLS[1-0] The number of bits of a data byte. This does not include the parity bit when parity is enabl 00 - 5 bits 01 - 6 bits											
Lumiaai								___			



	10 - 7 bits
	11 - 8 bits
BREAK	Break Condition Control Bit
	Set to initiate a break condition on the UART interface by holding UART output at low until BREAK bit is cleared.
OP	Odd/Even Parity Control Bit
PE/PERR	Parity Enable / Parity Error status
	Set to enable parity and clear to disable parity checking functions. If read, PERR=1 indicates a parity error in the current data of RX FIFO.
SP	Parity Set Control Bit
	When SP is set, the parity bit is always transmitted as 1.

SFIFO2 (0xA5) UART2 FIFO Status/Control Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		RFL[:	3-0]			TFI	_[3-0]			
WR		RFLT[3-0]			TFL	.T[3-0]			
	RFL[3-0] RFLT[3-0]	count.			-			eive FIFO byte		
				n RFLT[3-0].						
		RFLT[3-0]			Descriptio	n				
		0000	RX FIFO	trigger level =	0					
		0001		trigger level =						
		0010	RX FIFO	trigger level =	2					
		0011		RX FIFO trigger level = 3						
		0100		trigger level =						
		0101		trigger level =						
		0110		trigger level =						
		0111	RX FIFO	trigger level =	7					
		1000	RX FIFO	trigger level =	8					
		1001	RX FIFO	RX FIFO trigger level = 9						
		1010		RX FIFO trigger level = 10						
		1011	RX FIFO	RX FIFO trigger level = 11						
		1100	RX FIFO	trigger level =	12					
		1101	RX FIFO	RX FIFO trigger level = 13						
		1110	RX FIFO	RX FIFO trigger level = 14						
		1111	Reset Receive State Machine and Clear RX FIFO							
	TFL[3-0]	Current Transmit FIFO level. This is read only and indicates the current transmit FIFO by count. Transmit FIFO trigger threshold. This is write-only. TRA interrupt will be generated when								
	TFLT[3-0]	TFL[3-0] is	less than T		-		upt will be ge	nerated when		
		TFLT[3-0]			Descriptio	n				
		0000	Reset Tra	ansmit State N	lachine and C	lear TX FIF	2			
		0001	TX FIFO	trigger level =	1					
		0010	TX FIFO	trigger level =	2					
		0011	TX FIFO	trigger level =	3					
		0100	TX FIFO	trigger level =	4					
		0101	TX FIFO	trigger level =	5					
		0110	TX FIFO	trigger level =	6					
		0111	TX FIFO	TX FIFO trigger level = 7						
		1000	TX FIFO	trigger level =	8					
		1001	TX FIFO	trigger level =	9					
		1010	TX FIFO	trigger level =	10					
		1011	TX FIFO	trigger level =	11					



1100	TX FIFO trigger level = 12	
1101	TX FIFO trigger level = 13	
1110	TX FIFO trigger level = 14	
1111	TX FIFO trigger level = 15	

Receive and transmit FIFO can be reset by clear FIFO operation. This is done by setting BR[15-0]=0 and EUARTEN=0. This also clears RFO, RFU and TFO interrupt flags without writing the interrupt register. The LIN counter LCNTR is also cleared.

SINT2 (0xA7) UART2 Interrupt Status/Enable Register R/W (0x00)

5INT2	(0xA7) UART2	2 Interrupt S	tatus/Enable	Register R/W	v (uxuu)							
	7	6	5	4	3	2	1	0				
RD	INTEN	TRA	RDA	RFO	RFU	TFO	FERR	TI				
WR	INTEN	TRAEN	RDAEN	RFOEN	RFUEN	TFOEN	FERREN	TIEN				
	INTEN	Interrup	t Enable bit. W	/rite only			·					
		Set to e	Set to enable UART2 interrupt. Clear to disable interrupt. Default is 0.									
	TRA/TRAEN	Transmi	Transmit FIFO is ready to be filled.									
			This bit is set when transmit FIFO has been emptied below FIFO threshold. Write "1" to									
			enable interrupt. The flag is automatically cleared when the condition is absent.									
	RDA/RDAEN		Receive FIFO is ready to be read. This bit is set by hardware when receive FIFO exceeds the FIFO threshold. Write "1" to									
							s idle duration					
			RFLT * 16 * Baud Rate. This is to inform software that there are still remaining unread received bytes in the FIFO.									
			The flag is cleared when RFL < RFLT and writing "0" to the bit (The interrupt is disabled									
			simultaneously.)									
	RFO/RFOEN		FIFO Overflo	w Enable bit								
		This bit	This bit is set when overflow condition of receive FIFO occurs. Write "1" to enable interrupt.									
			The flag can be cleared by writing "0" to the bit (The interrupt is disabled simultaneously.), o									
			by FIFO reset action.									
	RFU/RFUEN		Receive FIFO Underflow Enable bit									
			This bit is set when underflow condition of receive FIFO occurs. Write "1" to enable interrupt									
			The flag can be cleared by writing "0" to the bit (The interrupt is disabled simultaneously.), c									
	TFO/TFOEN		by FIFO reset action. Transmit FIFO Overflow Interrupt Enable bit									
	II O/II OEN					FIFO occurs.	Write "1" to en	able interrupt.				
			This bit is set when overflow condition of transmit FIFO occurs. Write "1" to enable interrupt. The flag can be cleared by writing "0" to the bit (The interrupt is disabled simultaneously.), o									
			reset action.	, ,	, ,	·						
	FERR/FERRI	EN Framing	Framing Error Enable bit									
			This bit is set when framing error occurs as the byte is received. Write "1" to enable interrup									
		-	The flag must be cleared by writing "0" to the bit (The interrupt is disabled simultaneously.).									
	TI/TIEN		•		rupt Enable bi		1 14 4					
							d and thus the					
			becomes empty. Write "1" to enable interrupt. The flag must be cleared by writing "0" to the bit (The interrupt is disabled simultaneously.).									
			interrupt is ut	Sabica Simula								


SBUF2 (0xA6) UART2 Data Buffer Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	EUART2 Receive Data Register								
WR	EUART2 Transmit Data Register								


This register is the virtual data buffer register for both receive and transmit FIFO. When being read, it reads out the top byte of the RX FIFO; when being written, it writes into the top byte of the TX FIFO.

EUART2 can be configured to add LIN capability. The major enhancement of LIN includes master/slave configurations, auto baud-rate synchronization, and frame-based protocol with header. Under LIN extension mode, all EUART2 registers and functions are still effective and operational. LIN is a single-wire bus and it requires external components to combine RX and TX signals externally. LIN is frame-based and consists of message protocols with master/slave configurations. The following diagram shows the basic composition of a header message sent by the master. It starts with BREAK, the SYNC byte, ID bytes, DATA bytes, and CRC bytes.





A LIN frame structure is shown and the frame time matches the number of bits sent and has a fixed timing.




LIN bus protocol is based on frame. Each frame is partitioned into several parts as shown above. For the LIN master to initiate a frame, the software follows the following procedures:

Initiate a SBK command. (SW needs to check if the bus is in idle state, and there is no pending transmit data). Write "55" into TFIFO.

Write "PID" into TFIFO.

Wait for SBK to complete interrupts and then write the following transmit data if applicable. (This is optional.) The following diagram shows Finite State Machine (FSM) of the LIN extension and is followed by registers within EUART2.







-	()		0		/							
	7	6	5	4	3	2	1	0				
RD	LINEN	MASEN	ASU	MASU	SBK		BL[2:0]					
WR	LINEN	MASEN	ASU	MASU	SBK		BL[2:0]					
	LINEN	LIN Ena	ble (1: Enable	/ 0: Disable)	•							
				,	is functional v	when LINEN =	1.					
		※ Befor	e enabling LI	V functions, th	e EUART2 reg	gisters must be	e set correctly	[,] ∶ 0xB0 is				
			ended for SC	-								
	MASEN					ting mode sele						
		changeable only when LINEN = 0 (must clear LINEN before changing MASEN). Auto-Sync Update Enable (1: Enable / 0: Disable), Write Only										
	ASU			· ·	,							
						erwrite BR[15-		15-0] and issu				
		an ASUI interrupt when received a valid SYNC field. If ASU is 0, the LIN controller will only notice the synchronized baud rate in SBR[15-0] by										
		issuing a RSI interrupt.										
		ASU should not be set under UART mode. ASU capability is based on the message										
		contain	ing BREAK a	nd SYNC fiel	d in the begir	nning.		-				
					ate is perform	ed on every r	eceiving frar	ne, and is				
			frame by fra									
				•	-	ould also be s	et to 1.					
	MASU	•	•	Ipdate Enable		anabla tha au		to on the next				
						enable the au nc update is c						
					to sync operati		ompieted. H	le soltware				
			•			hould also be	set to 1.					
	SBK				/ 0: No send re							
						BK. When LIN						
						secutive domi						
						ents the "Send						
						aring LINEN ca ally when the t						
			r is completed			any when the		UI DIEak				
	BL[2:0]		ength Setting									
	L - J		0 0	3L[2:0]. Defau	It BL[2:0] is 3'l	000.						
			-									

LINCTRL (0xA090) LIN Status/Control Register R/W (0x00)

LINCNTRH (0xA091) LIN Timer Register High R/W (0xFF)

	7	6	5	4	3	2	1	0	
RD	LCNTR15-8]								
WR	LINTMR[15-8]								

LINCNTRL (0xA092) LIN Time Register Low R/W (0xFF)

-		-	=					-	
	7	6	5	4	3	2	1	0	
RD	LCNTR[7-0]								
WR		LINTMR[7-0]							

LCNTR[15-0] is read only and is an internal 16-bit counter clocked by the baud rate clock. LINTMR[15-0] is write only and is the timer limit for LCNTR[15-0]. If MASEN=1 as LIN master mode, this timer is used to generate Frame time base. The internal counter LCNTR[15-0] is cleared whenever a "SEND BREAK" command is executed, and when the counter reaches LINTMR [15-0] (LCNTR[15-0] >= LINTMR[15-0]), a LCNTRO interrupt is generated. Hence the software can write a Frame Time value into LINTMR and use interrupts to initiate frames. If MASEN=0 as LIN slave mode, this timer is used for determining the accumulated bus idle time. The internal counter is cleared whenever a RX transition occurs. When the internal counter reaches LINTMR[15-0], a LCNTRO interrupt is generated. The software can use this interrupt to enter sleep mode by writing the required bus idling time into LINTMR[15-0].



LINSBRH (0xA093) EUART/LIN Baud Rate Register High byte R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		SBR[15-8]									
WR		BR[15-8]									

LINSBRL (0xA094) EUART/LIN Baud Rate Register Low byte R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		SBR[7:0]								
WR		BR[7-0]								

SBR[15-0]

The acquired Baud Rate under LIN protocol. This is read-only.

SBR[15-0] is the acquired baud rate setting from last received valid sync byte. SBR is meaningful only in LIN-Slave mode.

BR[15-0]

The Baud Rate Setting of EUART/LIN. This is write-only. BUAD RATE = SYSCLK /(BR[15-0]+1).

When a slave receives a BREAK followed by a valid SYNC field, a RSI interrupt is generated and the acquired baud rate from SYNC field is stored in SBR[15-0]. The acquired baud rate: BAUD RATE = SYSCLK/(SBR[15-0]+1). The software can just update this acquired value SBR[15-0] into BR[15-0] to achieve synchronization with the master. If Auto-Sync Update (ASU) register bit is enabled under LIN slave mode, LIN controller will automatically perform the update of BR[15-0] with SBR[15-0] and issue another ASUI interrupt when a valid SYNC field is received.

	. ,			, ,			•					
	7	6	5	4	3	2	1	0				
RD	RXST	BITERR	LSTAT	LIDLE	ASUI	SBKI	RSI	LCNTRO				
WR	LBKEN	BITERR	BECLRX	BECLRR	ASUI	SBKI	RSI	LCNTRO				
	RXST	Receive	Receive Status									
				are when a ST	ART bit is det	ected. It is cle	eared when ST	OP condition				
		is detect										
	LBKEN		Enable EUART Loopback Test When LBKEN=1, EUART2 enters into loopback mode, with its TX output connected to									
							x output conn orresponding					
				ack mode, to p		. pin output , c	onesponding					
	LBKEN		must be cleared. Loopback Enable									
	BITERR	•	Bit Error Flag									
			BITERR is set by hardware when received bit does not match with transmit bit. If BERIE=1,									
			this mismatch error generates an interrupt. BITERR must be cleared by software.									
	BECLRX		Bit Error Force Clear Transmit Enable									
			If BECLRX=1, when BITERR is set by hardware, hardware also immediately disables current transmission and clears TX state machines and FIFO.									
	BECLRR		Force Clear F			s and FIFU.						
	DECENT				-	ardware also	immediately d	isables				
					e machines ar		initioalatory a					
	LSTAT		•		Dominant), R							
					s (RX pin) is ir							
	LIDLE						N header or da	ata				
		•		•	hen LINEN = (
	ASUI				rupt (1: Set / (
							ompleted and y writing "1" to					
	SBKI	•			on Interrupt bit			the bit.				
	obru						by writing "1" t	o the bit.				
					etion Interrupt		, ,					
		This flag	is set when a	Break conditi	on is detected	and complete	ed by a rising e	edge of bus				
		signal. It must be cleared by writing "1" to the bit.										
	RSI		•		oit (1: Set / 0: 0	,						
				valid Sync by	te is received	tollowing a Br	eak. It must be	e cleared by				
	LCNTRO	•	1" to the bit.	Interrupt bit (1	: Set / 0: Clea	r)						
	LONINO				. Get / 0. Clea							

LININT (0xA095) LIN Interrupt Flag Register R/W (0x00)



This flag is set when the LIN counter reaches 0xFFFF. It must be cleared by writing "1" to the bit.

LININTEN (0xA096) LIN Interrupt Enable Register R/W (0x00)
--

· · · · ·	. ,	•	0		-,							
	7	6	5	4	3	2	1	0				
RD	LINTEN	BERIE	SYNCMD	SYNCVD	ASUIE	SBKIE	RSIE	LCNTRIE				
WR	LINTEN	BERIE	SYNCMD	EUARTOPL	ASUIE	SBKIE	RSIE	LCNTRIE				
	LINTEN			I: Enable / 0: D								
				nterrupts. LINT		e checked bei	fore setting or	modifying.				
	BERIE		•	ble (1: Enable	/ 0: Disable)							
	SYNCMD		nization Mode			.						
	SYNCMD=0 will only allow automatic synchronization of baud rate within +/- 6% deviations from current baud rate setting. Larger than +/- 6% deviation may cause error of reception.											
	SYNCMD=1 will automatically synchronize and update the baud rate register with newly											
	acquired baud rate. SYNCMD should be set to 1 when either ASU or MASU is 1.											
	Although under this setting, the tolerant range of deviation can be up to $+/-50\%$, it is											
		recommended to set the LINBR[15-0] as close as target baud rate.										
		The new baud rate can be successfully synchronized and frames are received correctly.										
		And following conditions must be met at the same time.										
		 Within +/- 50% of the current baud rate setting. The incoming Break Length satisfies following two conditions at the same 										
		2. The	0	reak Length	sausties tollo	Jwing two CC	munuons at ti	ne same				
				ength is less	than 32 ourr	ont haud rate	a hit timos					
				ength is less								
				ion with mult		-						
				est value. Si				-				
		-	0	bdated with n			•					
				-0] to the low			•					
		1000		5] 10 the low		9~						
	SYNCVD	Synchro	nization Valid	Status								
		SYNCVE) is updated b	y the hardware	e when SYNC	MD=1. SYNC	VD is set to 1 i	f the auto				
		synchror	nization is suc	cessful.								
	EUARTOPL		_IN output pol									
				erse the transr								
	ASUIE		•	errupt Enable (,						
	SBKIE			eak Completion Break Comple								
	RSIE			tion Interrupt E))					
	LCNTRIE			Interrupt Enab	· ·		- /					
				on Register R	•							

LINTCON (0xA0B0h) LIN Timeout Configuration Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	RXDTO[0]	LINRXFEN	RXTOWKE	TXTOWKE	RXDD_F	TXDD_F	RXDDEN	TXDDEN		
WR	RXDTO[0]	LINRXFEN	RXTOWKE	TXTOWKE	RXDD_F	TXDD_F	RXDDEN	TXDDEN		
	RXDTO[0] RXD Dominant Timeout Timer[0] Combine with RXDTOH and RXDTOL to form RXDTO[16-0].									
	LINRXFEN LIN Break State Exit when RXD dominant fault occurs. LINRXFEN=1 configures the automatic BREAK state exit under RXD dominant fault conditions. LINRXFEN=0 disables this automatic exit (does not affect other break exit conditions). Software must take care of the LIN state machine.									
	RXDDEN			terrupt Enable	Э					
	RXDD_F		ninant Fault Ir							
	RXDD_F is set to 1 by hardware and must be cleared by software.TXDDENTXD Dominant Fault Interrupt EnableTXDD_FTXD Dominant Fault Interrupt FlagTXDD_F is set to 1 by hardware and must be cleared by software.									
	TXTOWKE TXD Dominant Timeout Wakeup Enable									



VDT	RXTOWKE		ominant Timec	•		(000)					
XDI	OL (0xA0B1h)							2			
	7	6	5	4	3	2	1	0			
RD					O[7:0]						
WR				IXDI	O[7:0]						
VDT			minont Time		niotoro D/W	(0,200)					
XDI	OH (0xA0B2h	-				, ,	4	0			
	7	6	5	4	3	2	1	0			
RD					FO[15:8]						
WR	TXDTO[15:8]										
WDT	TXDTO TXD Dominant Timeout (TXDTO +1) * IOSCCLK OL (0xA0B3h) LIN RXD Dominant Timeout LOW Registers R/W (0x00)										
	``							0			
	7	6	5	4	3	2	1	0			
RD					O[8-1]						
WR				RXDT	O[8:1]						
XDT	OH (0xA0B4h) LIN RXD D	ominant Time	out HIGH Re	gisters R/W	(0x00)		1			
	7	6	5	4	3	2	1	0			
RD					O[16-9]						
WR					O[16-9]						
	RXDTO	RXD Do	ominant Timeo	out (RXDTO[10	6-0] +1) * IO	SCCLK					
SDC	LRL (0xA0B5	h) Bus Stucl	C Dominant C	lear Width Lo	ow Register	s R/W (0x00)		T			
	7	6	5	4	3	2	1	0			
RD					LR[7-0]						
WR				BSDC	LR[7-0]						
BSDC	LRH (0xA0B6	6h) Bus Stuc	k Dominant C	lear Width Hi	igh Register	rs R/W (0x00)					
	7	6	5	4	3	2	1	0			
RD				BSDCL	.R[15-8]						
WR				BSDCL	.R[15-8]						
	BSDCLR	Bus Stu	ick Dominant (Clear Time (B	SDCLR[15-0] +1) * SOSC32	KHz				
BSDA	CT (0xA0B8h) Bus Stuck	Dominant Ac	tive Width Re	egisters R/W	/ (0x00)					
	7	6	5	4	3	2	1	0			
RD				BSDAG	CT[7-0]						
WR				BSDA	CT[7:0]						
	BSDACT	Bus Stu	ick Dominant /	Active Time (E	SDACT[7-0]	+1) * SOSC32ł	〈Hz				
BSDW	/KC (0xA0B7	h) Bus Stuck	Dominant Fa	ult Wakeup (Configuratio	on Register R/W	/ (0x00)				
	7	6	5	4	3	2	1	0			
RD	BSDWF	BFWF	BSDWEN	BFWEN		WKFL	T[3-0]				
WR	BSDWF	BFWF	BSDWEN	BFWEN		WKFL	T[3-0]				
	WKFLT[3-0] BFWEN BFWF	LIN Wa LIN Wa BFWF i	•	Enable Flag ardware and r	nust be clea	Hz red by software.					
	BSDWEN BSDWF		s Stuck Wakeu s Stuck Wakeu								



6. <u>Serial Peripheral Interface (SPI)</u>

The Serial Peripheral Interface (SPI) is an enhanced synchronous serial hardware, which is compatible with Motorola's SPI specifications. The SPI Controller includes 4-bytes FIFO for both transmit and receive. SPI Interface uses Master-Out-Slave-In (MOSI), Master-In-Slave-Out (MISO), Serial Clock (SCK) and Slave Select (SSN). SSN is low active and only meaningful in slave mode.

SPICR (0xA1) SPI Configuration Register R/W (0b001000xx)

	7	6	5			3	2	1		0							
RD	SPIE	SPEN	MSTR			CPHA	SCKE	SICKF	ΙT	SSNFLT							
WR	SPIE	SPEN	MSTR			CPHA	SCKE	SICKF		SSNFLT							
VVIX	SPIE			rrupt Enable b			JOINE	SIGIN		SONET							
	SPEN		erface Ena	•	IL												
	MSTR			Switch. Bit is	set for	Master and	l clear for Slav	/e.									
	CPOL			arity bit: Set to					ne SF	Pl interface is							
				keep it LOW.			···· ·										
	CPHA									e of SCK, and							
				ut data at fallir					nift o	utput data at							
				K and clear to		utput data	at rising edge	of SCK.									
	SCKE			it in Master Mo													
			• •	eriod of SCK t		•											
				nal edge of SC ase is determir		•	•			atting chown							
			ollowing ta		led by I	ne compin			'DA S	setting shown							
	DATAIN Edge DATAOUT																
	CPOL CPHA Slave Master, SCKE=0 Master, SCKE=1 Edge																
	0 0 Rising edge Rising edge Falling edge Falling edge																
		0		Falling edge		ling edge	Rising	edge	R	ising edge							
1 0 Falling edge Falling edge Rising edge Rising edge									<u> </u>								
1 1 Rising edge Rising edge Falling edge Falling edge									alling edge								
SDIME	SSNFLT SICKFLT (0xA2) SPI I	Enable	noise filte	r function on s r function on s			к										
	7	6	5	4		3	2	1		0							
RD	ICNT1	ICNT0	FCLR			SPR[2]	2 SPR[1]	SPR[ור	DIR							
WR	ICNT1	ICNT0	FCLR			SPR[2]	SPR[1]	SPR[DIR							
	ICNT1, ICN			Threshold		0111[2]	011(1)	U H	2]	Dirt							
			•	D threshold for	aenera	ating SPI ir	nterrupts.										
				is generated a	-	-	•										
			•	is generated a				;									
		10 –the	interrupt i	is generated a	fter 3 b	ytes are se	nt or received	l;									
			•	is generated a	fter 4 b	ytes are se	nt or received	l.									
	FCLR		lear/Reset														
				eset transmit a													
	SPR[2-0]			etting. This is	used to	o control th	e SCK clock r	ate of SP	I inte	erface.							
			CK = SYS SCK = SYS														
			SCK = SYS														
			SCK = SYS														
			SCK = SYS														
			SCK = SYS														
			SCK = SYS														
			SCK = SYS														
		The rec	commend i	maximum SPI	Slave of	clock rate s	hall be less th	an SYSC	:LK/8	B.							
	DIR	Transfe	er Format			The recommend maximum SPI Slave clock rate shall be less than SYSCLK/8.											
	DIIX	The recommend maximum SPI Slave clock rate shall be less than SYSCLK/8. Transfer Format Set DIR=1 to use MSB-first format.															



Set DIR=0 to use LSB-first format.

	7	6	5	4	3	2	1	0				
RD	SSPIF	ROVR	TOVR	TUDR	RFULL	REMPT	TFULL	TEMPT				
WR	SSPIF	ROVR	TOVR	TUDR	-	-	-	-				
	SSPIF		SPI Interrupt Flag bit. Set by hardware to indicate the completion of data transfer. Clear by assigning this bit to 0 or disabling SPI.									
	ROVR	Receive FIFO-overrun Error Flag bit. When Receiver FIFO Full Status occurs and SPI receives new data, ROVR is set and generates an interrupt. Clear by assigning this bit to 0 or disabling SPI.										
	TOVR	Transmit FIFO-overrun Error Flag bit. When Transfers FIFO Full Status occurs and new data is written, TOVR is set and generates an interrupt. Clear by assigning this bit to 0 or disabling SPI.										
	TUDR		ssion occur, T	•			oty Status and ear by written					
	RFULL REMPT	Receive FIFO Full Status bit. Set when receiver FIFO is full. Read only. Receive FIFO Empty Status bit. Set when receiver FIFO is empty. Read only.										
	TFULL TEMPT	,										

SPIST (0xA3) SPI Status Register R/W (0x00)


SPIDATA (0xA4) SPI Data Register R/W (0xXX)

	7	6	5	4	3	2	1	0		
RD	SPI Receive Data Register									
WR		SPI Transmit Data Register								

6.1 SPI Master Timing Illustration


6.1.1 <u>CPOL=0. CPHA=0</u>

SPI MODE TIMING, MASTER MODE






6.1.2 <u>CPOL=0. CPHA=1</u>






6.2 SPI Slave Timing Illustration

6.2.1 <u>CPOL=0. CPHA=0</u>




6.2.2 <u>CPOL=0. CPHA=1</u>








^{6.2.3 &}lt;u>CPOL=1. CPHA=0</u>






6.2.4 <u>CPOL=1. CPHA=1</u>





7. <u>Timer with Compare/Capture and Quadrature Encoder</u>


The Timer/Capture unit is based on a 16-bit counter with pre-scalable SYSCLK as counting clock. The count starts from 0 and reload when reaching TC (terminal count). TC is met when the count equals period value. Along the counting, the count value is compared with COMP and when they match, a CC condition is met. Note that both PERIOD and COMP register are double buffered, and therefore any new value is updated after the current period ends. TC and CC can be used for triggering interrupt, and also routed to GPIO. The output pulse width of TC and CC is programmable. For CC, it can also be configured as a PWM output. There are two data registers for capture events. The capture event can be from external signals like GPIO (XCAPT) with edge selection option, or from QE block, or triggered by software. The software can also decide to reset the counter or not. This option gives simpler calculation of consecutive capture evens without any offset. The following block diagram shows the TCC implementations.



TCCFG1 (0xA050h) TCC Configuration Register 1 R/W (0x00)

	()	<u> </u>		(,				
	7	6	5	4	3	2	1	0	
RD	TCEN		TCCS[2-0]		CCSE	L[1-0]	TCSEL	RUNST	
WR	TCEN		TCCS[2-0]		CCSE	L[1-0]	TCSEL	RUN	
-	TCEN	TC Enab	le				<u>.</u>		
					e, TCCNT, an	d TCCPTR/T	CCPTF are cl	eared to 0. TC	
			are also set to						
					eds to set to ?	I to start the c	ounter, other	wise counter is	
		•	mode if RUN	=0.					
	TCCS[2-0]	TC Clock 000 SY	Scaling SCLK						
			′SCLK/2						
			′SCLK/4						
		011 SY	′SCLK/8						
		100 SY	′SCLK/16						
		101 SY	SCLK/32						
		110 SY	SCLK/64						
		111 SY	′SCLK/128						
	CCSEL[1-0]	CC Outp	ut Pulse Sele	ct					
		00 PV	V = 16 TCCL	<					
		01 PV	V = 64 TCCL	<					
		10 PV	VM Waveform	n (CC = low wl	hen TCCNT <	CMP, CC = h	igh when TCC	CNT >= CMP)	
		 PWM Waveform (CC = low when TCCNT < CMP, CC = high when TCCN PWM Toggle waveform (CC toggles when TCCNT = CMP) 							
	TCSEL	TC Output Pulse Select							
		•	V = 16 TCCL						
		1 PV	V = 64 TCCLł	<					





Run or Pause TC Counter

RUN

Writing "0" to RUN will pause the TC counting.

Writing "1" to RUN will resume the TC counting.

TCCFG2 (0xA051h) TC Configuration Register 2 R/W (0x00)

	7	6	5	4	3	2	1	0			
RD	-	IDXST	PHAST	PHBST	TCPOL	CCPOL	TCF	CCF			
WR	RSTTC	-	-	-	TCPOL	CCPOL	TCF	CCF			
	RSTTC	STTC Reset TC Writing RSTTC "1" will reset the TC counter and capture registers. Once counter is clear TC counter is put in STOP mode. To resume counting, RUN bit must be set by software.									
	IDXST Index Input real-time status										
	PHAST PHA input real-time status										
	PHBST	PHB inpu	t real-time sta	atus							
	TCPOL	TC outpu	t polarity								
	CCPOL	CC outpu	t polarity								
	TCF	Terminal	Count Interru	pt Flag							
	TCF is set to "1" by hardware when terminal count occurs. TCF must be cleared by writi "0".										
	CCF Compare Match Interrupt Flag										
	CCF is set to "1" by hardware when compare match occurs. CCF must be cleared by writing "0".										

TCCFG3 (0xA052h) TC Configuration Register 3 R/W (0x00)

	7	6	5	4	3	2	1	0				
RD	IENTC	IENCC	QECEN	CPTCLR	XCREN	XCFEN	-	-				
WR	IENTC	IENCC	IENCC QECEN CPTCLR XCREN XCFEN SWCPTR SWCPTF									
	IENTC TC Interrupt Enable IENCC CC Interrupt Enable QECEN QE Capture Enable QECEN=1 uses QE output event as capture event. CPTCLR Enable Clear Counter after Capture											
	If CPTCLR=1, the TCCNT is cleared to 0 after each capture event. This allows continuou capture value with identical initial value. If CPTCLR=0, the capture event does not affect the TCCNT counting. XCREN External Rising Edge Capture Enable XCREN=1 uses external input rising edge as capture event.											



XCFEN	External Falling Edge Capture Enable
	XCFEN=1 uses external input falling edge as capture event.
SWCPTR	Software Capture R
	Writing "1" to SWCPTR will generate a capture event and capture the count value into
	TCCPTR register. This bit is cleared by hardware.
SWCPTF	Software Capture F
	Writing "1" to SWCPTF will generate a capture event and capture the count value into
	TCCPTF register. This bit is cleared by hardware.

Please be noted: All capture sources are not mutually exclusive, i.e., several capture sources can coexist.

TCPRDL (0xA054h) TC Period Register Low Double Buffer R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	TCCNT[7-0]									
WR		TCPRD[7-0]								

TCPRDH (0xA055h) TC Period Register High Double Buffer R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	TCCNT[15-8]									
WR		TCPRD[15-8]								

Note: Writing of PERIOD register must be done high byte first, then low byte. The writing takes effect at low byte writing. When reading the TCPRD register, it returns the current count value TCCNT[15-0].

TCCMPL (0xA056h) TC Compare Register Low Double Buffer R/W (0x00)

	7	6	5	4	3	2	1	0			
RD	TCCMP[7-0]										
WR		TCCMP[7-0]									

TCCMPH (0xA057h) TC Compare Register High Double Buffer R/W (0x00)

	7	6	5	4	3	2	1	0			
RD	TCCMP[15-8]										
WR		TCCMP[15-8]									

Note: Writing of COMPARE register must be done high byte first, then low byte. The writing takes effect at low byte writing.

TCCPTRL (0xA060h) TC Capture Register R Low RO (0x00)

	7	6	5	4	3	2	1	0		
RD	TCCPTR[7-0]									
WR		-								

TCCPTRH (0xA061h) TC Capture Register R High RO (0x00)

	(****		- 3	<u> </u>	/						
	7	6	5	4	3	2	1	0			
RD		TCCPTR[15-8]									
WR		-									

LUMISSIL MICROSYSTEMS


TCCPTFL (0xA062h) TC Capture Register F Low RO (0x00)

	7	6	5	4	3	2	1	0			
RD	TCCPTF[7-0]										
WR	-										

TCCPTFH (0xA063h) TC Capture Register F High RO (0x00)

	7	6	5	4	3	2	1	0		
RD	TCCPTF[15-8]									
WR		-								

The quadrature encoder is clocked by a scaled SYSCLK, and has three external inputs through GPIO multifunctions. The three inputs include two signals of 90 degrees phase difference, PHA and PHB, and an index indicating the terminal of the encoder. QE can function as an independent function block and also can be configured to couple with TCC and use TCC to calculate the speed information of the encoder. Using TCC to capture TCC count value via the Index input of QE or terminal count of QE, the speed of QE input can be calculated. The QE unit implementation is shown in the following block diagram.



QECNT is a 16-bit UP/DOWN counter with a configurable counting range; the range is specified by MAXCNT. The counter reset/reload can be triggered externally through the INDEX input.

QECFG1 (0xA070h) TCC Configuration Register 1 R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	QEMO	MODE[1-0] QECS[1-0]		S[1-0]	SWAP	DBCS[2-0]			
WR	QEMODE[1-0]		QECS[1-0]		SWAP	DBCS[2-0]			

QEMODE[1-0] QE Mode

00 - Disable QE

01 – 1X mode

10 - 2X mode

11 - 4X mode



Channel A Channel B Up Pulsed Count X1 X2 X4	
QE Clock Scaling 00 SYSCLK/4 01 SYSCLK/16	

- 10 SYSCLK/64
- 11 SYSCLK/256

Swap PHA and PHB

SWAP DBCS[2-0]

QECS[1-0]

- S[2-0] De-Bounce Clock Scaling 000 Disable de-bounce
 - 001 SYSCLK/2
 - 010 SYSCLK/4
 - 011 SYSCLK/8
 - 100 SYSCLK/16
 - 101 SYSCLK/64
 - 110 SYSCLK/128
 - 111 SY1SCLK/256
 - De-bounce time is three DBCS period.

QECFG2 (0xA071h) QE Configuration Register 2 R/W (0x00)

	7	6	5	4	3	2	1	0				
RD	DIR	ERRF	RLD	RLDM[1-0]		IDXF	DIRF	CNTF				
WR	-	ERRF	RLD	<i>I</i> [1-0]	TCF	IDXF	DIRF	CNTF				
	DIR	Direction	Direction Status									
		Indicate L	JP/DOWN dir	ection								
	ERRF	Phase Er	Phase Error Flag									
		ERRF is :	set to 1 by ha	rdware if PHA	and PHB cha	ange value at t	the same time	e. ERRF must				
		be cleare	d by software									
	RLDM[1-0]	QE Coun	ter Reload Me	ode								
		RLDM[1-	0] = 00 No Re	load, QECNT	will count up/	down betwee	n 0x0000 or 0	xFFFF				
		RLDM[1-	0] = 01 Reloa	d using Index	event.							
		Re	Reload QECNT=0, when Index==1 && UP									
			Reload QECNT=QEMAX, when Index==1 && DOWN									
		RLDM[1-	0] = 10 Reloa	d using TC ev	ent.							
					CNT==QEMAX							
		Re	load QECNT:	=QEMAX, whe	en QECNT==0) && DOWN						
		-	-	•	ndex and TC							
		Co	mbine Index a	and TC events	s and reload w	hichever occ	urs earlier.					
	TCF		Interrupt Flag									
		TCF is se by writing		e when a TC e	event interrupt	has occurred	. TCF needs	to be cleared				
	IDXF	Index Eve	ent Interrupt F	lag								
		IDXF is s	et by hardwar	e when an Ind	dex event inte	rrupt has occu	urred. IDXF no	eeds to be				
		cleared b	y writing "0".									
	DIRF	Direction	Change Ever	nt Interrupt Fla	ag							
		DIRF is s	et by hardwa	re when a Dire	ection change	event interrup	ot has occurre	d. DIRF				
			needs to be cleared by writing "0".									
	CNTF	Count Change Event Interrupt Flag										
					E count change	e event interru	upt has occurr	ed. CNTF				
		needs to	be cleared by	writing "0".								



QECFG3 (0xA072h) QE Configuration Register 3 R/W (0x00)

ECFG3 (0XA072h) QE Configuration Register 3 R/W (0X00)												
	7	6	5	4	3	2	1	0				
RD	IENTC	IENIDX	IENDIR	IENCNT	IENERR	IDXEN	IDXN	IDXM[1-0]				
WR	IENTC	IENIDX	IENDIR	IENCNT	IENERR	IDXEN	IDXN	IDXM[1-0]				
IENTC Interrupt Enable for TC TC condition for QE is defined as the following conditions 1. QECNT=QEMAX when UP 2. QECNT=0 when down IENIDX Interrupt Enable for Index event IENDIR Interrupt Enable for Direction Change IENCNT Interrupt Enable for any QECNT change IDXEN Index Input Enable IDXEN Index sout the external INDEX input and is gated to 0.												
IDXEN=1 allows external INDEX. IDXM[1-0] Index Match Selection, this is applicable only for X2 and X4 modes. $00 = up \text{ phase } 00 \rightarrow 10 \text{ down phase } 10 \rightarrow 00$ $01 = up \text{ phase } 10 \rightarrow 11 \text{ down phase } 11 \rightarrow 10$ $10 = up \text{ phase } 01 \rightarrow 00 \text{ down phase } 00 \rightarrow 01$ $11 = up \text{ phase } 11 \rightarrow 01 \text{ down phase } 01 \rightarrow 11$												

QECNTL (0xA074h) QE Counter Low R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		QECNT[7-0]									
WR		QECNTINI[7-0]									

QECNTH (0xA075h) QE Counter High R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	QECNT[15-8]									
WR				QECNT	NI[15-8]					

Reading QECNT will return the current QE counter value. Writing QECNT will set the current count value. Writing QECNT is allowed only when QE is in disabled state.

QEMAXL (0xA076h) QE Maximum Counter Low R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		QEMAX[7-0]								
WR		QEMAX[7-0]								

QEMAXH (0xA077h) QE Maximum Counter High R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	QEMAX[15-8]								
WR		QEMAX[15-8]							

QEMAX hold the maximum count of the QE counter. When QEMAX is reached, a TC event is triggered and QE counter is reloaded.



8. <u>PWM Controller</u>

PWM controller provides programmable 6 channels 12/10/8 bit PWM center-aligned duty cycle outputs. The counting clock of PWM is programmable and the base frequency of the PWM is just the counting clock divided by 8192/2048/512 for 12/10/8 bit configurations due to center-alignment counting. PWM outputs are multiplexed with GPIO ports.

PWMCFG1 (0xA080h) PWM Clock Scaling Setting Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	PWMEN	MODI	Ξ[1-0]			CS[4-0]		_		
WR	PWMEN	MODI	= =[1-0]			CS[4-0]				
	PWMEN	PWMEN=		counter, reset			nnel outputs a	are forced to 0		
	MODE[1-0]	PWMEN=1 allows normal running operation of PWM controller. PWM Resolution Select 00 = 8-bit 01 = 10-bit 10 = 12-bit 11 = Resonved								
	CS[4-0]	11 = Reserved PWM Counting Clock Scaling The counting clock is (PWM_Clock / (CS[4-0] + 1)). (PWM_Clock = (SYSCLK / 8192) for 12-bit configuration) (PWM_Clock = (SYSCLK / 2048) for 12-bit configuration) (PWM_Clock = (SYSCLK / 512) for 12-bit configuration)								

PWMCFG2 (0xA081h) PWM Interrupt Enable and Flag R1egister R/W (0x08)

	7	6	5	4	3	2	1	0
RD	ZTRGEN	CTRGEN	ZINTEN	CINTEN	SYNCEN	-	ZINTF	CINTF
WR	ZTRGEN	CTRGEN	ZINTEN	CINTEN	SYNCEN	-	ZINTF	CINTF
	ZTRGEN CTRGEN ZINTEN	Center A Zero Inte	C Trigger Enal DC Trigger Er rrupt Enable 1 allows PWN	nable	o generate inte	errupt when co	ounter is 0.	

	ZINTEN=1 allows PWM Controller to generate interrupt when counter is 0.
CNTEN	Center Interrupt Enable
	CINTEN=1 allows PWM Controller to generate interrupt when counter is at the mid value.
SYNCEN	SYNCEN=1, allow all channel duty to be updated by writing SYNC=1.
	SYNCEN=0, duty double buffer update immediately at next PWM start.
ZINTF	Zero Interrupt Flag
	ZINTF is set to 1 by hardware to indicate a Zero interrupt has occurred. ZINTF must be cleared by software.
CINTF	Center Interrupt Flag
	CINTF is set to 1 by hardware to indicate a Center interrupt has occurred. CINTF must be cleared by software.

PWMCFG3 (0xA082h) PWM Configuration 3 Register R/W (0x00)

					-							
	7	6	5	5 4 3 2 1 0								
RD	PRSEN	SYNC		POL[5-0]								
WR	PRSEN	SYNC		POL[5-0]								
	PRSEN SYNC POL[5-0]	PRSEN= effective be affecte Channel Writing S (ZINTF = SYNC is Reading	1 will enable a way to reduce ed cycle by cy Synchronize YNC=1 will ca 1). The purpo cleared by ha	ÈMI for outp rcle, but the a ause the loadi ose of this is t rdware after r ware can tell	dom sequence ut. When PR verage duty cy ing of duty reg o synchronize reloading is co whether reload	SEN=1, the in ycle remains the ister on the ne the timing of mpleted.	stantaneous o he same. ext PWM cour all the PWM c	nt=0 event				



POL[J] = 0 for normal polarity and POL[J]=1 for reverse polarity.

There are 6 PWMxDTY registers to define the duty cycle of each PWM channel. If PWMxDTY = 0, the output is 0. If PWMxDTY = maximum value, the output duty cycle is maximum to (period – 1)/period. PWMxDTY is always double buffered and is loaded to duty cycle comparator when the SYNC bit is set and current counting cycle is completed. For 8-bit, only the PWMxDTY[7-0] is used, and for 10-bit, PWMxDTY[9-0] is used, and for 12-bit PWMxDTY[11-0] is used. If PWMEN=0 (PWM is disabled), then writing to PWMxDTY register is immediate valid.

PWM0DTYL (0xA084h) PWM0 Duty Register L R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		PWM0DTY[7-0]								
WR		PWM0DTY[7-0]								

PWM0DTYH (0xA085h) PWM0 Duty Register H R/W (0x00)

	7	6	5	4	3	2	1	0
RD		-	-	-	PWM0DTY[11-8]			
WR	-	-	-	-	PWM0DTY[11-8]			

PWM1DTYL (0xA086h) PWM1 Duty Register L R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		PWM1DTY[7-0]								
WR		PWM1DTY[7-0]								

PWM1DTYH (0xA087h) PWM1 Duty Register H R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	-	-	-	PWM1DTY[11-8]			
WR	-	-	-	-	PWM1DTY[11-8]			

PWM2DTYL (0xA088h) PWM2 Duty Register L R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		PWM2DTY[7-0]							
WR		PWM2DTY[7-0]							

PWM2DTYH (0xA089h) PWM2 Duty Register H R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	-	-	-	PWM2DTY[11-8]			
WR	-	-	-	-	PWM2DTY[11-8]			

PWM3DTYL (0xA08Ah) PWM3 Duty Register L R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		PWM3DTY[7-0]								
WR		PWM3DTY[7-0]								

PWM3DTYH (0xA08Bh) PWM3 Duty Register H R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	-	-	-	-	PWM3DTY[11-8]				
WR	-	-	-	-	PWM3DTY[11-8]				

PWM4DTYL (0xA08Ch) PWM3 Duty Register L R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		PWM4DTY[7-0]								
WR		PWM4DTY[7-0]								

LUMISSIL MICROSYSTEMS A Division of [55]

PWM4DTYH (0xA08Dh) PWM3 Duty Register H R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	-	-	-	-	PWM4DTY[11-8]				
WR	-	-	-	-	PWM4DTY[11-8]				

PWM5DTYL (0xA08Eh) PWM5 Duty Register LR/W (0x00)

	7	6	5	4	3	2	1	0		
RD		PWM5DTY[7-0]								
WR		PWM5DTY[7-0]								

PWM5DTYH (0xA08Fh) PWM5 Duty Register H R/W (0x00)

	7	6	5	4	3	2	1	0
RD	-	-	-	-	PWM5DTY[11-8]			
WR	-	-	-	-	PWM5DTY[11-8]			



9. **PWM8** Controller

PWM8 is an 8-bit PWM generator with 16 channel outputs. The main purpose of PWM8 is for controlling LED lighting. The even channel outputs are left adjusted and odd channel outputs are right adjusted. The duty registers are double buffered and new values are updated at the start of the new PWM cycle. It is also possible to synchronize the update of all the channels through SYNC control.

PWM8CF (0xA04Ch) PWM8 Configuration Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	PWM8EN	MODE	-	SYNCEN	-	-	TINTE	ZINTE		
WR	PWM8EN	MODE - SYNCEN TINTE ZINT								
	PWM8EN MODE SYNCEN	PWM8EN 0 after fin PWM8EN PWM Mo MODE=0 MODE=1 SYNCEN	ishing current I=1 allows no de Select , select full of , select full or =1, allow all c	counter, rese PWM cycle. rmal running c hannel duty to	operation of P	tate and all ch WM controller by writing SYI	NC=1.	s are forced to		

PWM8CS (0xA04Dh) PWM8 Clock Scaling Setting Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		CS[7-0]								
WR		CS[7-0]								

PWM8INT (0xA04Eh) PWM8 SYNC and Interrupt Flag Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	SYNC	-	-	-	-	-	TINTF	ZINTF
WR	SYNC	-	-	-	-	-	TINTF	ZINTF
		<u> </u>						

SYNC	Synchronize Update Duty
	Writing SYNC=1 will trigger synchronized update of PWM duty for the next PWM cycle.
	SYNC is self-cleared when update is completed.
TINTF	Trigger Interrupt Flag
	TINTF is set to 1 by hardware to indicate a Trigger interrupt has occurred. TINTF must be
	cleared by software.
ZINTF	Zero Interrupt Flag
	ZINTF is set to 1 by hardware to indicate a Zero interrupt has occurred. ZINTF must be
	cleared by software.

PWM8TRG (0xA04Fh) PWM Trigger Register R/W (0x00)

	7	6	5	4	3	2	1	0			
RD		PWMTRG[7-0]									
WR				PWMT	RG[7-0]						
	PWMTRG Trigger pointer setting										

Always uses left aligned.

PWMDTY0 (0xA0A0h) PWM Channel 0 Duty Register R/W (0x00)

		7	6	5	4	3	2	1	0		
F	RD		PWMDTY0[7-0]								
V	VR		PWMDTY0[7-0]								

								A Division of 🔣
PWMDTY	•	1	nnel 1 Duty R					-
	7	6	5	4	3	2	1	0
RD					TY1[7-0]			
WR				PWMD	TY1[7-0]			
PWMDTY	′2 (0xA0A2 ł	n) PWM Char	nnel 2 Duty R	egister R/W ((0x00)			
	7	6	5	4	3	2	1	0
RD			·	PWMD	TY2[7-0]			
WR				PWMD	TY2[7-0]			
PWMDTY	′3 (0xA0A3ł	n) PWM Char	nnel 3 Duty R	egister R/W ((0x00)			
	7	6	5	4	3	2	1	0
RD				PWMD	TY3[7-0]			
WR					TY3[7-0]			
	// (Ny A NA/ł	a) PWM Char	nnel 4 Duty R					
	+ (074044) 7		5	4	3	2	1	0
RD	1	0	5	•	TY4[7-0]	2	I	0
WR					TY4[7-0]			
-WMDTY	•	1	nnel 5 Duty R	<u> </u>				
	7	6	5	4	3	2	1	0
RD					TY5[7-0]			
WR				PWMD	TY5[7-0]			
PWMDTY	′6 (0xA06h)	PWM Chann	el 6 Duty Re	gister R/W (0	x00)	T		
	7	6	5	4	3	2	1	0
RD				PWMD	TY6[7-0]			
WR				PWMD	TY6[7-0]			
WMD TY	′7 (0xA0A7h	n) PWM Char	nnel 7 Duty R	egister R/W ((0x00)			
	7	6	5	4	3	2	1	0
RD				PWMD	TY7[7-0]			
WR				PWMD	TY7[7-0]			
PWMDTY	/8 (0xA0A8ł	n) PWM Char	nnel 8 Duty R	eqister R/W ((0x00)			
	7	6	5	4	3	2	1	0
RD				PWMD	TY8[7-0]			
WR					TY8[7-0]			
) PWM Char	nnel 9 Duty R					
	7		5	4	3	2	1	0
RD	1	0	5		TY9[7-0]	2	I	0
WR					TY9[7-0]			
PWMDTY	•	-	annel 10 Duty			-	1 .	-
	7	6	5	4	3	2	1	0
RD					TY10[7-0]			
WR				PWMD1	TY10[7-0]			
WMDTY	′11 (0xA0AE	Bh) PWM Ch	annel 11 Duty	y Register R/	W (0x00)			
	7	6	5	4	3	2	1	0




RD				PWMDT	Y11[7-0]								
WR		PWMDTY11[7-0] 12 (0xA0ACh) PWM Channel 12 Duty Register R/W (0x00) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 PWMDTY12[7-0] PWMDTY12[7-0] 13 (0xA0ADh) PWM Channel 13 Duty Register R/W (0x00) 7 6 5 4 3 2 1 0											
PWMDT	Y12 (0xA0AC	Ch) PWM Cha	nnel 12 Duty	Register R/V	V (0x00)								
	7	6	5	4	3	2	1	0					
RD				PWMDT	Y12[7-0]								
WR				PWMDT	Y12[7-0]								
PWMDT	Y13 (0xA0AE	3 (0xA0ADh) PWM Channel 13 Duty Register R/W (0x00)											
	7	6	5	4	3	2	1	0					
RD		PWMDTY13[7-0]											
WR				PWMDT	Y13[7-0]								
PWMDT	Y14 (0xA0AE	Eh) PWM Cha	nnel 14 Duty	Register R/V	V (0x00)								
	7	6	5	4	3	2	1	0					
RD				PWMDT	Y14[7-0]								
WR				PWMDT	Y14[7-0]								
PWMDT	Y15 (0xA0AF	Y15 (0xA0AFh) PWM Channel 15 Duty Register R/W (0x00)											
	7	6	5	4	3	2	1	0					
RD				PWMDT	Y15[7-0]								
WR				PWMDT	Y15[7-0]								



10. Buzzer and Melody Controller

The buzzer and melody controller can be used to generate simple buzzer sound or single tone melody. It contains a two note Ping-Pong buffers, each with programmable tone frequency, and duration/pause timer. The tone frequency is derived from SYSCLK divided by either 32 or 64, and the tone frequency is generated with resolution of 12-bit to support precision tone generation with wide octave span. The duration/pause timers can be programmed in 1ms/2ms/4ms/8ms steps. The two notes can be played sequentially once, or can be played as Ping-Pong styles for melody. A POW (Power on Width) timer is also included with same time steps. POW timer can be used to generate external power control of the buzzer element. POW timer is started when either note A or B is started.



NTAFRQH (0xA041h) Note A Frequency Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD		-	-		NTAFRQ[11-8]				
WR	-		-			NTAFR	Q[11-8]		

Tone frequency is SYSCLK / (32 or 64) / (NTAFRQ[11-0]+1).

NTADUR (0xA042h) Note A Duration Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		NTADUR[7-0]								
WR		NTADUR[7-0]								

Tone duration is TU * NTADUR[7-0]

NTAPAU (0xA043h) Note A Pause Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		NTAPAU[7-0]								
WR		NTAPAU[7-0]								

Tone pause is TU * NTAPAU[7-0]

NTBFRQL (0xA044h) Note B Frequency Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		NTBFRQ[7-0]								
WR		NTBFRQ[7-0]								



NTBFRQH (0xA045h) Note B Frequency Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		-	-		NTBFRQ[11-8]					
WR		-	-	-		NTBFR	Q[11-8]			

NTBDUR (0xA046h) Note B Duration Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	NTBDUR[7-0]									
WR	NTBDUR[7-0]									

NTBPAU (0xA047h) Note B Pause Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		NTBPAU[7-0]								
WR		NTBPAU[7-0]								

NTPOW (0xA049h) Note Power On Window Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD		NTPOW [7-0]								
WR	NTPOW [7-0]									

NTPOW defines a timer after either STARTA or STARTB. It uses the same time unit as duration and pause. When the timer expires, it generates an interrupt by setting INTFP bit.

NTTU (0xA04Ah) Note Time Unit Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	TU[1-0]		-	TBASE	-	-	INTEPOW	INTFP
WR	TU[1-0]		-	TBASE	-	-	INTEPOW	INTFP

TU[1-0]

Time Unit

TU[1-0] defines the time unit for duration and pause, and POW timer. This is derived from SOSC32KHz and not dependent on tone frequency setting. The tone unit is as following. 00 = 1msec

00	-	111300
01	=	2msec

10 = 4msec

11 = 8msec

Tone Base Frequency Select

TBASE TBASE=0 uses SYSCLK/32 as base

TBASE=1 uses SYSCLK/64 as base

INTEPOW **POW Timer Interrupt Enable**

INTFP **POW Interrupt Flag**

INTFP is set by hardware when POW timer expires. It must be cleared by software.

BZCFG (0xA048h) Buzzer Configure Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	BZEN	BZPOL	INTENB	INTENA	INTFB	INTFA	BUSYB	BUSYA		
WR	BZEN	BZPOL	INTENB	INTENA	INTFB	INTFA	STARTB	STARTA		
	BZEN Buzzer Control Enable BZEN=1 enables the buzzer controller. BZEN=0 disables the buzzer controller. BZPOL BZOUT Polarity Setting BZPOL=1 for BZOUT inverted BZPOL=0 for normal polarity									
INTENB Note B End Interrupt Enable INTENB=1 enables the note B end interrupt. The interrupt is triggered when note is completed. INTENA Note A End Interrupt Enable										



	INTENA =1 enables the note A end interrupt. The interrupt is triggered when note A playing is completed.
INTFB	Note B End Interrupt Flag
	INTFB is set to 1 by hardware if INTENB=1 and Note B playing completes. INTFB needs to
	be cleared by writing 0.
INTFA	Note A End Interrupt Flag
	INTFA is set to 1 by hardware if INTENA=1 and Note A playing completes. INTFA needs to
	be cleared by writing 0.
STARTB	Note B Start Command
	Writing STARTB=1 initiates a session output on the buzzer. Writing 0 to STARTB has no
	effect.
	STARTB is self-cleared when the note is completed.
STARTA	Note A Start Command
	Writing STARTA=1 initiates a session output on the buzzer. Writing 0 to STARTA has no
	effect.
	STARTA is self-cleared when the note is completed.
*** Note if STAR	TA and STARTB are set to 1 at the same time, then Note A is played first followed by Note B.
	Software can do this for simple two notes melody.
BUSYB	Note B is playing busy Status
	BUSYB is set to 1 by hardware when the output is active playing note B.
BUSYA	Note A is playing busy Status
	BUSYA is set to 1 by hardware when the output is active playing note A.



11. Core Regulator and Low Voltage Detection


An on-chip serial regulator converts VDD into VDDC for internal circuit supply voltage. Typical value for VDDC is 1.5V at normal mode. In sleep mode, a backup regulator with typical value of 1.3V supplies VDDC. The VDDC can be trimmed and the calibrated trim value for 1.5V is stored in IFB by the manufacture test.

REGTRM (0xA000h) Regulator Trim Register R/W (0x80) TB protected

	7	6	5	4	3	2	1	0			
RD		REGTRM[7-0]									
WR	REGTRM[7-0]										

11.1 Supply Low Voltage Detection (LVD)

The supply Low Voltage Detection (LVD) circuit detects VDD < VTH condition and can be used to generate an interrupt or reset condition. LVD defaults to disabled state to save power. An enabled LVD circuit consumes about 100uA to 200uA. The LVDTHD[6-0] sets the compare threshold according to the following equation when LVDTHV is the detection voltage.



LVDCFG (A010h) Supply Low Voltage Detection Configuration Register R/W (0x08) TB Protected

	7	6	5	4	3	2	1	0	
RD	LVDEN	LVREN	LVTEN	LVDFLTEN	RSTNFLEN	-	-	LVTIF	
WR	LVDEN	LVREN	LVTEN	LVDFLTEN	RSTNFLEN	-	-	LVTIF	
	LVDEN LVD Enable bit. Set to turn on supply voltage detection circuits. LVREN LVR Enable bit. LVREN = 1 allows low voltage detect condition to cause a system reset. LVTEN LVT Enable bit. LVTEN = 1 allows low voltage detect condition to generate an interrupt. LVDFLTEN LVD Filter Enable LVDFLTEN LVDFLTEN = 1 enables a noise filter on the supply detection circuits. The filter is set at around 30usec.								
RSTNFLEN RSTN Active Analog Filter Enable RSTNFLEN = 1 enables an analog noise filter on the RSTN input pad active detection circuits. The filter is set at around 4usec. This is further filtered by digital circuit to filter o any noise less than 4msec. LVTIF Low Voltage Detect Interrupt Flag									



LVTIF is set by hardware when LVD detection occurs and must be cleared by software.

LVDTHD (A011h) Supply Low Voltage Detection Threshold Register R/W (0bx1111111) TB Protected

	7	6	5	4	3	2	1	0
RD	-	LVDTHD6	LVDTHD5	LVDTHD4	LVDTHD3	LVDTHD2	LVDTHD1	LVDTHD0
WR	-	LVDTHD6	LVDTHD5	LVDTHD4	LVDTHD3	LVDTHD2	LVDTHD1	LVDTHD0

LVDTHD = 0x00 will set the detection threshold at its maximum, and LVDTHD = 0x7F will set the detection threshold at its minimum.

LVDHYS (A012h) Supply Low Voltage Detection Threshold Hysteresis Register R/W (0x00) TB Protected

		7	6	5	4	3	2	1	0
ſ	RD	LVDHYEN	LVDHYS6	LVDHYS5	LVDHYS4	LVDHYS3	LVDHYS2	LVDHYS1	LVDHYS0
ſ	WR	LVDHYEN	LVDHYS6	LVDHYS5	LVDHYS4	LVDHYS3	LVDHYS2	LVDHYS1	LVDHYS0

To ensure a solid Low Voltage detection, a digital controlled hysteresis is used. If LVDHYEN = 1, when LVD is asserted a new threshold, it is defined by LVDHYS[6-0] instead of LVDTHD[6-0]. In typical applications, LVDHYS[6-0] should be set to be smaller than LVDTHD[6-0] such that recovery voltage is higher than the low voltage detection voltage.



12. IOSC and SOSC

12.1 IOSC 16MHz/32MHz

An on-chip 16MHz/32MHz Oscillator with low temperature coefficient provides the system clock to the CPU and other logic. IOSC uses VDDC as power supply and can be calibrated and trimmed. The accuracy of the frequency is +/- 2% within the operating conditions. This oscillator is stopped and enters into stand-by mode when CPU is in STOP/SLEEP mode and resumes oscillation when CPU wakes up.

IOSCITRM (0xA001h) IOSC Coarse Trim Register R/W (0x01) TB Protected

	7	6	5	4	3	2	1	0			
RD		SSC	[3-0]		SSA[1-0]		ITRM[1-0]				
WR		SSC	[3-0]		SSA	[1-0]	ITRM	/[1-0]			
	SSC[3-0]	0] SSC[3-0] defines the spread spectrum sweep rate. If SSC[3-0] = 0000, then the spread spectrum is disabled.									
	SSA[1-0] ITRM[1-0]	SSA[1-0] changed SSA[1-0] SSA[1-0] SSA[1-0] SSA[1-0]	defines the a by adding SS = 11, +/- 32 = 10, +/- 16 = 01, +/- 8 = 00, +/- 4		to actual IOSC	n frequency c CVTRM[7-0].	hange. The fi	requency is			
IOSCVI	OSCVTRM (0xA002h) IOSC Fine Trim Register R/W (0x80) TB Protected										

IOSCVTRM (0xA002h) IOSC Fine Trim Register R/W (0x80) TB Protected

	7	6	5	4	3	2	1	0	
RD	IOSCVTRM[7-0]								
WR		IOSCVTRM[7-0]							

This register provides fine trimming of the IOSC frequency. The higher the value of IOSCVTRM, the lower the frequency is.

The manufacturer trim value is stored in IFB and is trimmed to 16MHz. The user program provides the freedom to set the IOSC at a preferred frequency as long as the program is able to calibrate the frequency. Once set, the IOSC frequency has accuracy deviation within +/- 2% over the operation conditions. The following lists the range of the typical IOSC frequency for each trimming setting.


ITRM[1:0] = 2'b11, IOSC=27.4—36.8MHz

ITRM[1:0] = 2'b10, IOSC=25.5—34.3MHz

ITRM[1:0] = 2'b01, IOSC=14.1—19.2MHz

ITRM[1:0] = 2'b00, IOSC=12.2-16.5MHz

A hardware Spread Spectrum can be enabled for the IOSC. This is controlled by SSC[3-0]. When SSC[3-0] = 0, the spread spectrum is disabled, and IOSC functions normally as a fixed frequency oscillator. If SSC[3-0] is not 0, then Spread Spectrum is enabled and IOSC frequency is swept according to the setting of SSC[3-0] and SSA[1-0]. The spread is achieved by varying the actual VTRM output to the oscillator circuit thus effectively changes the oscillation frequency. The effect of SSC[3-0] and SSA[1-0] is shown in the following graph.



When Spread Spectrum is enabled, the actual controlling output to IOSC is VTRM[7-0] +/- SSA. This is shown in the graph above as the bold curve. The above example shows SSA[1:0] = 01, and the deviation is +/- 8. SSC[3-0] defines the update time in IOSC cycles. Then we can calculate the period of a complete sweep is 4 * SSC * (2 * SSA+1) IOSC cycles, and we can obtain the sweep frequency from this period. When SS is enabled, the frequency of IOSC varies according to time and setting, and therefore the accuracy of IOSC frequency cannot be guaranteed. Please also note that VTRMOUT is VTRM[7-0] +/- SSA but is bounded by 0 and 255. Therefore, for a linear non-clipped sweep, VTRM[7-0] needs to be within the range of SSA ~ (256-SSA), for example, SSA[10] = 01, then SSA is



8. VTRM[7-0] should be in the range from 8 to 248 to prevent the sweep from being clipped. As Spread Spectrum suggests, the total EMI energy is not reduced, but the energy is spread over a wider frequency range. It is recommended that SS usage should be carefully evaluated and the setting of spread amplitude and the sweep frequency should be chosen carefully to reduce EMI effect.

12.2 <u>SOSC</u>

An ultralow power slow oscillator of 128KHz/256KHz is available as wake-up or sleep mode system clock. SOSC is never powered down and consumes about 1uA from VDDC. SOSC frequency is temperature dependent typically +/- 20% over the operating range. It can be trimmed using SOSCTRM register.

SOSCTRM (0xA007h) SOSC Trim Register R/W (0x08) TB Protected

	7	6	5	4	3	2	1	0
RD	-			SOSCTRM[4]	SOSCTRM[3-0]			
WR	-	-		SOSCTRM[4]	SOSCTRM[3-0]			


SOSCTRM[4] 256KHz Select

If SOSCTRM[4] = 1, the SOSCH is centered at 256KHz. If it is 0, then it centered at 128KHz. The default is 128KHz.

SOSCTRM[3-0] SOSC Trim Setting

These bits are used to fine-tune the oscillation frequency.

No matter SOSCTRM[4]'s value, the SOSC is typical 128KHz and SOSC32KHz is typical 32KHz.



12.3 Clock Output

The internal clock can be selected to output from GPIO.


CLKOUT (0xA006) Clock Out Control Register R/W (0x00)

			-						
	7	6	5	4	3	2	1	0	
RD	CLKOEN	CLKSE	EL[1-0]		CLKDIV[4-0]				
WR	CLKOEN	CLKSE	EL[1-0]	CLKDIV[4-0]					
	CLKOEN CLKSEL[1-0] CLKDIV[5-0]	CLKOEN Clock So 00 = SYS 01 = IOS 10 = SOS 11 = PLL CLKOEN Clock Div	=0 will disable =1 enables the urce Select SCLK C SC32KHz (reserved) sate shall be disate vider	ame as SYSC bled before u	CLK pdating CLKS	SEL to avoid th		h.	



13. <u>12-Bit SAR ADC (ADC)</u>

The on-chip ADC is a 12-bit SAR based ADC with maximum ADC clock rate of 4MHz (2.5V - 5V) or 1MHz (1.8V - 2.4V). The ADC uses VDDC (1.5V typical) as full-scale reference. Typical ADC accuracy is about 9.5 bit to 10 bit at 1.5V reference with input range between 0.2V to 1.5V. The ADC has four intrinsic channels. CHA and CHB are further connected to GPIO's analog I/O switches to expand multiplexed inputs. TPS is connected to internal temperature sensor with positive temperature coefficient. VPS is $1/5^{th}$ of VDDH. When enabled, the ADC consumes about 1mA of current. The ADC also includes hardware to perform result average. Average can be set to 1 to 8 times. ADC conversion can be software triggered or by hardware triggered. Hardware trigger sources include Timer with Compare/Capture CC events, PWM Center and Zero events.



ADCCFG (0xA9h) ADC Configuration Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	ADCEN	ADCCS[2-0]			ADCFM	TRGTC	-	TRGPWM
WR	ADCEN	ADCCS[2-0]			ADCFM	TRGTC	-	TRGPWM

ADCEN

ADC Enable bit ADCEN=1 enables ADC.

ADCEN=0 puts ADC into power down mode.

When ADCEN is set from 0 to 1, the program needs to wait at least 20us to allow analog bias to stabilize to ensure ADC's proper functionality. ADC Clock Divider

ADCCS[2-0]

ADCCS[2-0]	ADC CLOCK
0	SYSCLK/2
1	SYSCLK/4
2	SYSCLK/8
3	SYSCLK/16
4	SYSCLK/32
5	SYSCLK/64
6	SYSCLK/128
7	SYSCLK/256
	was at O a with all hit

ADCFM

ADC Result Format Control bit



ADCFM = 1 sets ADC result as MSB justified. ADCAH contains the MSB bits of the result. ADCAL[7-4] contains LSB results and ADCAL[3-0] is filled with 0000. ADCFM = 0 sets ADC result as LSB justified. ADCAH[7-4] is filled with 0000. ADCAH[3-0] contains MSB result. ADCAL contains the LSB results.

TRGTC TRGPWM TC CC Event Trigger Enable

A PWM Center / Zero Event Trigger Enable

ADCCTLA (0xCEh) ADC Control Register A R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	AVG	[1-0]	CHSEL[1-0]		SHEN[1-0]		ADCINTE	BUSY		
WR	AVG[1-0] CHSEL[1-0]			SHEN	V [1-0]	ADCINTE	CSTART			
	AVG[1-0] AVG[2-0] controls the hardware averaging logic of ADC readout. It is recommended the									

setting is changed only when ADC is stopped. If multiple channels are enabled, then each channel is averaged in sequence. The default is 00.

AVG1	AVG0	ADC Result
0	0	1 Times Average
0	1	2 Times Average
1	0	4 Times Average
1	1	8 Times Average
ADC Chann		

CHSEL[1-0]

ADC Chann	iel Select	
CHSEL[1]	CHSEL[0]	ADC Channel
0	0	CHA
0	1	СНВ
1	0	Temperature
1	1	1/5 VDD

SHEN[1-0] Sample and Hold Enable

SHEN[1]	SHEN[0]	S/H Time
0	0	Pass Through
0	1	1 ADCCLK
1	0	2 ADCCLK
1	1	3 ADCCLK

BUSY

BUSY is set to 1 by hardware when ADC is in conversion.

CSTART Software Start Conversion bit

ADC Status

Set this CSTART=1 to trigger an ADC conversion on selected channels. This bit is selfcleared when the conversion is done.

ADCCTLB (0xB9h) ADC Control Register B R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	-	ADCTCF	-	ADCPWMF	-	-	-	ADCIF		
WR	-	ADCTCF	ADCTCF - ADCPWMF ADCIF							
ADC	TCF	ADCTCF	by ADCIF. I	dware after the				conversion is d when ADCIF		
ADC	ADCPWMF PWM Trigger Completion Flag ADCPWMF is set by hardware after the triggering. The completion of the ADC conversion is indicated by ADCIF. It can be cleared by software and is forced to be cleared when ADCIF is cleared.									
ADCIF is cleared. ADC Conversion Completion Interrupt Flag bit ADCIF is set by hardware when conversion completes. If ADC interrupt is enabled, this generates an interrupt. This bit must be cleared by software. Clearing ADCIF also cleared flags.										



ADCL (0xBAh) ADC Result Register Low Byte RO (0xXX)

	7	6	5	4	3	2	1	0	
RD	ADCL[7-0]								
WR									

ADCH (0xBBh) ADC Result Register High Byte RO (0xXX)

	7	6	5	4	3	2	1	0	
RD	ADCH[7-0]								
WR									


If ADC is in conversion and another start or trigger is initiated, the result is undefined. Typically, the new start and trigger are ignored.



14. Analog Comparators (ACMP) and 8-bit DAC

There are four analog comparators as its on-chip external peripherals. When enabled, each comparator consumes about 250uA. The input signal range is from 0 to VDD. There are two 8-bit R-2R DAC associated with the comparators to generate the compare threshold. The R-2R DAC uses the internal 1.5V supply as the full-scale range, and thus limits the comparator threshold from 0V to 1.5V in 256 steps. Comparator A can select either VTH0 or VTH1 as the threshold. Comparator B/C/D can also select between VTH0 and external threshold. VTH1 is also sent to a unity gain buffer for use the DAC output. The buffer can supply or sink up to 150uA. Individual comparator when enabled consumes about 80uA/each, and the unity gain buffer consumes about 400uA/800uA under 3V/5V supply conditions.

The CPU can read the real-time outputs of the comparator directly through register access. The output is also sent to an edge-detector and any edge transition can be used to trigger an interrupt. The stabilization time from off state to enabled state of the comparator block is about 20usec. The block diagram of the analog comparator is shown in the following diagram.





	7	6	5	4	3	2	1	0				
RD	CMPENA	THSELA	INTENA	POLA	CMPENB	THSELB	INTENB	POLB				
WR	CMPENA	THSELA	INTENA	POLA	CMPENB	THSELB	INTENB	POLB				
	CMPENA	Compa	Comparator A Enable bit. Set to enable the comparator. When CMPENA is set from 0 to 1, the program needs to wait at least 20us allowing									
								allowing				
		analog bias to stabilize to ensure comparator A's proper functionality.										
	THSELA	Comparator A Threshold Select bit. THSELA = 0, the comparator A uses VTH0 as the										
		threshold. THSELA = 1, the comparator A uses VTH1 as the threshold.										
	INTENA	Set to enable the comparator A's interrupt.										
	POLA	Channel A Output polarity control bit										
		POLA=	0 sets default	t polarity.								
		POLA=	1 reverses th	e output pola	rity of the com	parator.						
	CMPENB	Compa	rator B Enabl	e bit. Set to e	enable the cor	nparator.						
		When (CMPENB is s	et from 0 to 1	, the program	needs to wait	at least 20us	allowing				
		analog	bias to stabili	ze to ensure	comparator B	's proper func	tionality.					
	THSELB	Compa	rator B Thres	hold Select B	it. THSELB =	0, the compa	arator B uses	VTH0 as the				
		thresho	d. THSELB	= 1, the comp	parator B uses	external thre	shold.					
	INTENB	Set to e	enable the co	mparator B's	interrupt.							
	POLB	Channel B Output polarity control bit										
		POLB=	0 sets default	t polarity.								
		POLB=	1 reverses th	e output pola	rity of the com	parator.						

CMPCFGAB (0xA038h) Analog Comparator A/B Configuration Register R/W (0x00)

CMPCFGCD (0xA039h) Analog Comparator C/D Configuration Register R/W (0x00)

	7	6	5	4	3	2	1	0				
RD	CMPENC	THSELC	INTENC	POLC	CMPEND	THSELD	INTEND	POLD				
WR	CMPENC	THSELC	INTENC	POLC	CMPEND	THSELD	INTEND	POLD				
	CMPENC	Compa	Comparator C Enable Bit. Set to enable the comparator.									
			When CMPENC is set from 0 to 1, the program needs to wait at least 20us to allow									
		•	analog bias to stabilize to ensure comparator C's proper functionality.									
	THSELC	Comparator C Threshold Select Bit. THSELC = 0, the comparator C uses VTH0 as the										
			threshold. THSELC = 1, the comparator C uses external threshold.									
	INTENC		Set to enable the comparator C interrupt.									
	POLC			plarity control	bit							
		POLC=	0 sets defaul	t polarity.								
		POLC=	1 reverses th	e output pola	rity of the com	nparator.						
	CMPEND	Compa	rator D Enabl	le Bit. Set to	enable the co	mparator.						
		When (CMPEND is s	et from 0 to 1	, the program	needs to wai	t at least 20us	s to allow				
		analog	bias to stabili	ze to ensure	comparator D	's proper fund	tionality.					
	THSELD				it. THSELD =			VTH0 as the				
		thresho	old. THSELD	= 1, the comp	parator D uses	s external thre	eshold.					
	INTEND	Set to e	enable the co	mparator D in	terrupt.							
	POLD	Channel D Output polarity control bit										
		POLD=0 sets default polarity.										
		POLD=	1 reverses th	e output pola	rity of the com	nparator.						

CMPVTH0 (0xA03Ah) Analog Comparator Threshold Control Register R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	VTH0 Register								
WR	VTH0 Register								

CMPVTH0 register controls the comparator threshold VTH0 through an 8-bit DAC. When set to 0x00h, the threshold is 0V. When set to 0xFFh, the threshold is 1.5V. When not used, it should be set to 0x00 to save power consumption.



CMPVTH1 (0xA03Bh) Analog Comparator Threshold Control Register R/W (0x00)

	7	6	5	4	3	2	1	0		
RD	VTH1 Register									
WR		VTH1 Register								

CMPVTH1 register controls the comparator threshold VTH1 through 8-bit DAC. When set to 0x00h, the threshold is 0V. When set to 0xFFh, the threshold is1.5V. When not used, it should be set to 0x00 to save power consumption. VTH1's DAC level is also used for DAC voltage output.

CMPST (0xA03Dh) Analog Comparator Status Register R/W (0x00)

	7	6	5	4	3	2	1	0
RD	CMPIFD	CMPIFC	CMPIFB	CMPIFA	CMPSTD	CMPSTC	CMPSTB	CMPSTA
WR	CMPIFD	CMPIFC	CMPIFB	CMPIFA	FILEND	FILENC	FILENB	FILENA

CMPIFD	Comparator D Interrupt Flag bit. This bit is set when CMPSTD is toggled and the
	comparator D setting is enabled. This bit must be cleared by software.
CMPIFC	Comparator C Interrupt Flag bit. This bit is set when CMPSTC is toggled and the
	comparator C setting is enabled. This bit must be cleared by software.
CMPIFB	Comparator B Interrupt Flag bit. This bit is set when CMPSTB is toggled and the comparator
	B setting is enabled. This bit must be cleared by software.
CMPIFA	Comparator A Interrupt Flag bit. This bit is set when CMPSTA is toggled and the comparator
	A setting is enabled. This bit must be cleared by software.
CMPSTD	Comparator D Real-time Output. If the comparator is disabled, this bit is forced to low.
CMPSTC	Comparator C Real-time Output. If the comparator is disabled, this bit is forced to low.
CMPSTB	Comparator B Real-time Output. If the comparator is disabled, this bit is forced to low.
CMPSTA	Comparator A Real-time Output. If the comparator is disabled, this bit is forced to low.
FILEND	Comparator D Digital Filter Enable. Filter is 16 SYSCLK.
FILENC	Comparator C Digital Filter Enable. Filter is 16 SYSCLK.
FILENB	Comparator B Digital Filter Enable. Filter is 16 SYSCLK.
FILENA	Comparator A Digital Filter Enable. Filter is 16 SYSCLK.

DACCFG (0xA03Ch) Analog Comparator Status Register R/W (0x00)

		Analog Con		us negister r							
	7	6	5	4	3	2	1	0			
RD	DACEN	VDDCCMPA	DACTEST	-	CMPHYSD	CMPHYSC	CMPHYSB	CMPHYSA			
WR	DACEN	VDDCCMPA	DACTEST	-	CMPHYSD	CMPHYSC	CMPHYSB	CMPHYSA			
	DACEN	DAC Ena	able								
	DACEN=1 turns on the DAC output buffer.										
				e DAC output	buffer.						
	VDDCCMPA		/IPINA as VD	-							
					PINA to VDDC						
					SPIO ANIO sw	litch, VDDC is	s exposed on (GPIO pin so			
	DACTEST	-	C Test Mode	f VDDC can b	e done.						
	DACTEST				ADC's CHB inp	out internally	This needs s	oftware to			
				nd ADC conve		Sut internally.	This needs 5				
	CMPHYSD	•	tor D Hystere								
		•	•		sis of Compar	ator D					
				•	sis (typical 10r		arator D.				
	CMPHYSC	Compara	tor C Hystere	sis Disable							
		CMPHYS	SC = 0 disable	es the hystere	sis of Compar	ator C					
					sis (typical 10r	mV) of Compa	arator C.				
	CMPHYSB	•	tor B Hystere								
				•	sis of Compar						
				•	sis (typical 10r	nV) of Compa	arator B.				
	CMPHYSA	•	tor A Hystere								
				•	sis of Compar		rotor A				
		CIMPHYS	bA = 1 enable	s the hysteres	sis (typical 10r	inv) of Compa	arator A.				




15. <u>Touch Key Control III</u>

TK3 is an enhanced TK2 implementation with differential dual slope operations. The capacitance to time conversion goes through two phase of charge transfer, one is charging up and one is discharging down using two thresholds equally spaced from ½ VDDC. Each charge transfer is obtained by subtraction of charge on internal reference capacitance and key capacitance. The difference of charge/discharge counting behavior is used to determine the key capacitance change in the ratio of internal capacitance. Better noise immunity from power and ground noise and common-mode noise is achieved by dual slope operation. Better S/N can also be achieved because only differential charge is used for transfer, and the internal capacitance exhibits better temperature and environmental stability making the conversion result less sensitive to these changes.

CREF, the integration capacitor of the charge transfer, is connected to P17 through ANIO multiplexer and CKEY is connected to other GPIO through multiplexer. A replica signal of CKEY is provided through a buffer and routed out as SHIELD through GPIO. The shield signal can be used to cancel mutual capacitance effect from neighboring signal trace of the detected key and provides better noise immunity against moisture or water.

To detect if a key is pressed, the duty count value TKLDT[15-0] or TKHDT[15-0] can be processed by software and compare with an average non-press duty count. The hardware can also be configured to auto repeat accumulations of the duty cycle count to filter the sporadic noise effect. Since the comparator output should be a random duty with average equals to the capacitance ratio, for low frequency noise rejection, the hardware can be set to reject a continuous high or low comparator output that exceed long durations. For high frequency noise rejection, the hardware includes a pseudo-random sequence that randomizes the charge and discharge timing sequences. A slow moving average of the duty count value is stored in TKBASE[15-0] and software can use this for baseline calculation to auto compensate environment change.

Issuing a START command in the TK3CFGD register starts a conversion sequence that accumulates the comparator output into count value. The count value and the total number of the cycle of the sequence can then be calculated to obtain the capacitance of the key. The timing diagram of the TK3 in normal operation is shown in the following diagram. CREF is first equalized to VREFX that is in close range of VREF. When a START command is issued, first few edges of the comparator output is ignored to avoid any noise caused by the VREFX switching. And then the comparator output is accumulated into DTYL and DTYH registers. A sequence can consist of several conversion cycles depending on the RPT setting, and DTYL and DTYH maintains accumulation to obtain higher resolutions. After the sequence is completed, CREF is also connected to VREFX to stay ready for next sequence to start.



TK3 can be set into low power auto detect mode by setting AUTO bit in TK3CFGA. In this mode, an ultra-low power comparator is used and the clock for TK3 should be set to SOSCH. This mode can be used specifically for touch key wakeup during the MCU sleep mode. The total power consumption of TK3 in this mode is less than 20uA. A threshold register can be set to determine the auto detect threshold either in absolute value or relative value versus the slow-moving baseline value. When the duty count value exceeds the threshold value, a wakeup and interrupt is generated to CPU. The timing diagram for auto mode detection and entering into SLEEP mode is shown in the following diagram. Note the actual start of the sequence is delayed by AUTO START DELAY setting. This allows the internal VDDC to stabilize from switching normal mode to sleep mode supply regulators.



TK3EN-	AUTO=1 START							
	-	IDLE=1	•	SEQUE	INCE 1	•	•	SEQUENCE 2
		h						
	VREFX	VREF1X SLEEP MODE		VREF SLEEP MODE			İ	
				RPT=1		RPT=2		RPT=1
	хххх	AUTO START DELAY	INI EDGES	DUTY ACC # OF CYCLES	INI EDGES	DUTY ACC # OF CYCLES	INI EDGES	DUTY ACC # OF CYCLES
				SL	EEP MOD)E		· · · · · · · · · · · · · · · · · · ·

TK3CFGA (0xA018h) TK3 Configuration Register A R/W (0x00)

	7	6	5	4	3	2	1	0					
RD	TK3EN	CMPH	YS[1-0]	REFSEL	SHIELDEN	TKIEN	TKLPM	AUTO					
WR	TK3EN	CMPH	YS[1-0]	REFSEL	SHIELDEN	TKIEN	TKLPM	AUTO					
	TK3EN	TK3 Enab	TK3 Enable										
		TK3EN=0	TK3EN=0 disables the TK3 circuits and clears all states.										
		TK3EN=1 for TK3 normal operations.											
(CMPHYS[1-0]	•	Comparator Hysteresis Enable										
			nv hysteresis										
			v hysteresis v hysteresis										
			v hysteresis										
F	REFSEL		nce Level Se	lect									
				DC as refere	ence								
			REFSEL=1 uses 2/3 VDDC as reference										
5	SHIELDEN		Shield Output Buffer Enable										
		SHIELDE	SHIELDEN=1 enables the shield signal buffer. The buffer consumes about 200uA when										
		enabled.											
٦	ΓKIEN		TK3 Interrupt Enable										
			TKIEN=1 enables the TK3 interrupt. TK3 interrupt is generated when a counting sequence										
			is completed (including the repeat count if RPT[1-0] is not 00). Interrupt and wakeup are also generated when TKIEN = 1 and AUTO = 1 after auto detection threshold is met.										
		•	When TK3 interrupt is generated, TKIF is also set to 1 by hardware.										
٦	ΓKLPM	TK3 Low Power Mode											
		TKLPM=0	for normal m	ode operatior	IS.								
		TKLPM=1	put the comp	arator into ult	ra-low power i	mode and sho	ould be used in	n auto					
			•	node. In this	mode, TKCLK	should use S	OSCH/4 clock	۲.					
ŀ	Αυτο	Auto Wake Up Mode											
		AUTO=1 enables auto detect mode. In auto mode, the current duty count register value is compared with baseline plus threshold (either absolute or relative). If duty count value is											
			higher than the threshold value, then an interrupt and a wakeup are generated. AUTO=0 enables normal detect mode. In normal mode, writing START with "1" initiates a										
					duty count is c								
			-										

TK3CFGB (0xA019h) TK3 Configuration Register B R/W (0x00)

	7	6	5	4	3	2	1	0
RD	RPT	[1-0]	INI[1-0]		ASTDLY[1-0]		LFNF	-[1-0]
WR RPT[1-0] INI[1-0] ASTDLY[1-0] LFNF[1								-[1-0]
	RPT[1-0] INI[1-0]	00 = No F 01 = 4 tim 10 = 8 tim 11 = 16 tin	ies ies	nt				



	INI[1-0] defines the number of TKCLK period for initial settling of CREF. The delay is set to (INI[1-0] + 1) * 4 * TKCLK.
ASTDLY[1-0]	Auto Mode Start Delay
	STDLY[1-0] inserts an inter-sequence idle time of (ASTDLY[1-0] + 1) * 256 TKCLK at each
	sequence start. This delay allows the stabilization time of VREFX from normal mode to
	sleep mode.
LFNF[1-0]	Low Frequency Noise Filter Setting
	00 = disables LFNF
	Noise injection longer than LFNF[1-0] * 8 time is ignored.
	Please be noted: In the presence of such noise, the cycle count still continues. The end result is that the sum of DUTYL and DUTYH will not equal to cycle count.

TK3CFGC (0xA01Ah) TK3 Configuration Registers C R/W (0x00)

	7	6	5	4	3	2	1	0				
RD	SLOV	V[1-0]		CYCLE[2-0]		BASEINI	THDSEL	AUTOLFEN				
WR	SLOV	V[1-0]		CYCLE[2-0]		BASEINI	THDSEL	AUTOLFEN				
S	SLOW[1-0]	Baseline S	Baseline Slow Moving Average setting									
			00 = 32 average									
		01 = 64 average										
			10 = 128 average 11 = 256 average The duty value is averaged by SLOW[1-0] conversion and updated to BASELINE register									
C	CYCLE[2-0]	•	through moving average.									
, c			Cycle Count of each conversion sequence 000 = 1024									
		000 = 102 001 = 204										
		010 = 409										
			011 = 8192									
		100 = 122	100 = 12288									
		101 = 163	101 = 16384									
			110 = 32768									
			111 = 65536									
		•	The cycle count is each sequence cycle count. And it is repeated if RPT is not 0.									
-			Please be noted the conversion always ends with the defined cycle count.									
E	BASEINI		Baseline Initial Value If BASEINI = 1, then the first DTYL count after entering auto mode is loaded to BASELINE									
				ue to start mov		auto mot		DASELINE				
						E before enter	ing auto mode	e is used as				
			If BASEINI = 0, then the value written in BASELINE before entering auto mode is used as the initial value to start moving average.									
Г	THDSEL		Threshold Value Setting									
			THDSEL = 0 uses TKTHD[15-0] as the threshold to compare with DTYL to generate the									
			interrupt and wakeup									
			THDSEL = 1 uses TKTHD[15-0] + TKBASE[15-0] as the threshold.									
A	AUTOLFEN		Low Frequency Noise Filtering in Auto mode									
			If AUTOLFEN = 0, then low frequency noise filtering in auto mode is disabled. If AUTOLFEN = 1, then low frequency noise filtering in auto mode is enabled.									
			,	status flag is st	,	0		Software				
			•	rrent conversion	•		•					

TK3CFGD (0xA01Bh) TK3 Configuration Registers D R/W (0x00)

7	6	5	4	3	2	1	0
RD	CCHG[2-0]		ASTDLYEN	PSRDEN	LFNF	TKIF	BUSY
WR	CCHG[2-0]		ASTDLYEN	PSRDEN	LFNF	TKIF	START
CCHG[2-0]	Charge Ca 000 = 10p 001 = 20p 010 = 30p 011 = 40p	F	elect				



	100 = 50pF
	101 = 60pF
	110 = 70pF
	111 = 80pF
ASTDLYEN	Auto Start Delay Enable
	ASTDLYEN = 1 enables ASTDLY[1-0] delay start for auto mode.
	ASTDLYEN = 0 disables ASTDLY[1-0] delay.
PSRDEN	Pseudo Random Sequence Enable
	PSRDEN = 1 enables the random sequence in conversion
	PSRDEN = 0 disables
LFNF	Low Frequency Noise Detection Flag
	LFNF is set by hardware if in the present conversion a Low Frequency Noise is detected.
	LFNF needs to be cleared to "0" by software
TKIF	TK3 Interrupt Flag
	TKIF is set by hardware when a TK3 interrupt occurred by either conversion sequence
	completed or a valid detection in auto mode. TKIF needs to be cleared to "0" by software.
START	Start Conversion
	Writing "1" into START initiates the conversion sequence. It is cleared by hardware when
	conversion is complete. Please be noted writing AUTO "1" also starts the conversion in
	auto mode.
BUSY	Conversion Status
	BUSY is set to 1 by hardware and it indicates the conversion sequences are still running.

TK3CFGE (0xA00Ch) TK3 Configuration Register E R/W (0x00)

	7	6	5	4	3	2	1	0
RD						TKCS	S[3-0]	
WR						TKCS	S[3-0]	
	TKCS[3-0]	TK3 Cloc	< Select					
		TKCS[3-0] = 0000	SYSCLK/2				
		TKCS[3-0] = 0001	SYSCLK/4				
		TKCS[3-0] = 0010	SYSCLK/6				
	TKCS[3-0] = 0011			SYSCLK/8				
		TKCS[3-0] = 0100	SYSCLK/10				
		TKCS[3-0] = 0101	SYSCLK/16				
		TKCS[3-0] = 0110	SYSCLK/32				
		TKCS[3-0] = 0111	SYSCLK/64				
		TKCS[3-0] = 1000	SYSCLK/128				
		TKCS[3-0] = 1001	SYSCLK/256				
		TKCS[3-0] = 1110	SOSCH/2				
		TKCS[3-0] = 1111	SOSCH/4				
		TKCS[3-0] = Other	Reserved				

SOSCH/2 should be used for sleep mode auto wakeup.

TK3HDTYL (0xA01Ch) TK3 High Duty Count Register L RO (0x00)

	7	6	5	4	3	2	1	0	
RD	TK3HDTY[7-0]								
WR	-								

A Division of

LUMISSIL

								A Division of			
K3HD	DTYH (0xA01	Dh) TK3 High	Duty Count	Register H R	O (0x00)			1			
	7	6	5	4	3	2	1	0			
RD		TK3HDTY[15-8]									
WR					-						
K3LD	OTYL (0xA01E	h) TK3 Low l	Duty Count R	egister L RO	(0x00)						
	7	6	5	4	3	2	1	0			
RD				TK3LD	TY[7-0]						
WR					-						
K3LD	OTYH (0xA01F	h) TK3 Low	Duty Count R	egister H RC) (0x00)						
	7	6	5	4	3	2	1	0			
RD				TK3LD	TY[15-8]						
WR					-						
K3BA	ASEL (0xA028	3h) TK3 Base	line Register	L R/W (0x00))						
	7	6	5	4	3	2	1	0			
RD	TK3BASE[7-0]										
WR				TK3BA	SE[7-0]						
K3BA	ASEH (0xA02	9h) TK3 Base	line Register	H R/W (0x00)						
	7	6	5	4	3	2	1	0			
RD				TK3BA	SE[15-8]	-		·			
WR				TK3BA	SE[15-8]						
КЗТН	IDL (0xA02Al	n) TK3 Thresl	nold Register	L R/W (0x00)						
	7	6	5	4	3	2	1	0			
RD				TK3TH	HD[7-0]						
WR				ТКЗТН	HD[7-0]						
КЗТН	IDH (0xA02B	h) TK3 Thres	hold Register	[.] H R/W (0x00))						
	7	6	5	4	3	2	1	0			
RD				TK3TH	ID[15-8]						
WR				ТКЗТН	ID[15-8]						
K3PL	J (0xA02Ch) 1	K3 DC Pull-U	Jp Control Re	egister R/W (0x00)						
	7	6	5	4	3	2	1	0			
RD	PUIEN	PUREN	-	-		PU[3	8-0]				

TK3PU is to configure a constant DC pull-up on CREF to allow high capacitance touch-key detection. ADC pull-up can compensate the equivalent resistance caused by a high capacitance key. Connecting a switching current source or resistor can thus maintain touch key detection sensitivity.

_

PU[3-0]

PUIENPull-up DC Current EnablePURENPull-up DC Resistor EnablePU[3-0]Pull-up SelectionFor DC current, PU[3-0] enables 8uA/4uA/2uA/1uA current source.
For Resistor, PU[3-0] enables 5K/10K/20K/40K resistor.

_

PUREN


WR

PUIEN




16. Active Proximity Sensor

The active proximity sensor uses mutual capacitance sensing by driving a transmit electrode and sensing the electric field change at the receive electrode. This is shown as the following illustrations.



On the left, an AC excitation voltage is driving the TX electrode and leads to electric field established between the TX electrode and RX electrode. When a mass-conductive object such as finger approaches, the flux lines between the electrodes get disturbed. Using a charge sense amplifier, the change of flux lines can be amplified and thus accomplishes proximity sensing. In the diagram, we can see that if the distance between TX and RX electrode is farther, then the detection of proximity can be at a longer range. We can also see that larger amplitude of TX output can lead easier proximity detection.

The proximity sensor is tightly coupled with Touch Key controller. It consists of an excitation waveform generator, and a synchronous charge amplifier followed by a programmable amplifier as the sense amplifier. The output of the sense amplifier is connected as an input to the Touch Key Controller and TK controller is used to detect the change of sense amplifier output as proximity detections. Typical excitation signal operates at frequency between 64KHz to 128KHz. Since Proximity Sensor(PS) is at the same clock domain with TK controller, setting TK clock will determines the excitation frequency. Typically, it should use SOSCH/2 for TK clock.



Please be noted the output PSTX is routed to externally through multi-function select of the GPIO. Hence any GPIO pin can be used for PSTX purpose. The input PSRX keys share the ANIO multiplexer used for TK's shield output. When PS is enabled, TK's shield function must be disabled.

RXCAL[7-0] Receive Electrode Capacitance Calibration		- ()		.,	<u> </u>	- 3	- ()				
WR APSEN RXCAL[6-0] APSEN Active PS Enable APSEN=1 enables the APS. If APS is enabled, the TK controller is connected to PS output RXCAL[7-0] Receive Electrode Capacitance Calibration RXCAL is used to adjust the cancellation of the parasitic capacitance on RX electrode. Each bit controls one of the binary weighted capacitance array. RXCAL[0] = 1, 32fF RXCAL[1] = 1, 64fF RXCAL[2] = 1, 128fF RXCAL[3] = 1, 256fF		7	6	5	4	3	2	1	0		
APSEN Active PS Enable APSEN=1 enables the APS. If APS is enabled, the TK controller is connected to PS output RXCAL[7-0] Receive Electrode Capacitance Calibration RXCAL is used to adjust the cancellation of the parasitic capacitance on RX electrode. Each bit controls one of the binary weighted capacitance array. RXCAL[0] = 1, 32fF RXCAL[1] = 1, 64fF RXCAL[2] = 1, 128fF RXCAL[3] = 1, 256fF	RD	APSEN				RXCAL[6-0]					
APSEN=1 enables the APS. If APS is enabled, the TK controller is connected to PS output RXCAL[7-0] Receive Electrode Capacitance Calibration RXCAL is used to adjust the cancellation of the parasitic capacitance on RX electrode. Each bit controls one of the binary weighted capacitance array. RXCAL[0] = 1, 32fF RXCAL[1] = 1, 64fF RXCAL[2] = 1, 128fF RXCAL[3] = 1, 256fF	WR	APSEN				RXCAL[6-0]					
			Active PS Enable APSEN=1 enables the APS. If APS is enabled, the TK controller is connected to PS output. Receive Electrode Capacitance Calibration RXCAL is used to adjust the cancellation of the parasitic capacitance on RX electrode. Each bit controls one of the binary weighted capacitance array. RXCAL[0] = 1, 32fF RXCAL[1] = 1, 64fF RXCAL[2] = 1, 128fF RXCAL[3] = 1, 256fF								



RXCAL[5] = 1, 1024fF RXCAL[6] = 1, 2048fF The range is 32fF to 4pF.

APSCFGB (0xA009) Active Proximity Sensor Configuration Register B R/W (0x78)

	7	6	5	4	3	2	1	0	
RD		CREFS	EL[3-0]		CAGAIN[3-0]				
WR		CREFS	EL[3-0]			CAGA	IN[3-0]		
	CREFSEL[3-0] CAGAIN[3-0]	This is eq capacitan Each bit o CREFSET CREFSET CREFSET CREFSET CREFSET Ideally, CI Charge A Charge A Each bit o capacitor electrodes smaller th CAGAIN[0 CAGAIN[1	uivalent of CC ce is 400fF. f CREFSEL[$(3, -1) = 1, 64fF$ [1] = 1, 128ff [2] = 1, 256ff [3] = 1, 512ff [3-0]=0000 is REF should b mplifier Gain mplifier is alw f CAGAIN[3-1 of the charge and the feed	3-0] selects a F F s not allowed. Set to betwe Setting vays enabled v 0] selects a bi amplifier. Th dback capacit	binary weight een 400fF to 8 when PS is er nary weighted re ratio of mut or can decide	r. And the bott ed capacitor a 300fF.	ay for the fee ce between T e charge amp	dback X/RX blifier. The	
	CAGAIN[3-0]	Charge A Charge A Each bit o capacitor electrodes smaller th CAGAIN[CAGAIN[CAGAIN]	mplifier Gain mplifier is alw f CAGAIN[3- of the charge and the feed e feedback c 0] = 1, 64fF 0] = 1, 128fF	Setting vays enabled v 0] selects a bi amplifier. Th dback capacita apacitance, th	when PS is er nary weighted le ratio of mut or can decide	nabled I capacitor arr ual capacitand the gain of the	ce between T e charge amp	X/R	

The range is from 64fF to 960fF.

APSCFGC (0xA00A) Active Proximity Sensor Configuration Register C R/W (0x27)

	. ,	· ·		-			· /				
	7	7	6	5	4	3	2	1	0		
RD	PGAEN	PGAEN		PC[2-0]			PGASET[3-0]				
WR	PGAEN	PGAEN		PC[2-0]			PGASI	ET[3-0]			
	PGACAL[3-0] PC[2-0] PGASET[3-0]	PC[2-0]	Charge A Power Co PC[2-0] se of the bina and faster time of the PC[0] = 1, PC[1] = 1, PC[2] = 1, PC[2-0] = PGA Gain	ntrol Setting ets the power ary weighted speed when e amplifiers. 0.4uA 0.8uA 1.6uA 000 is not all setting	owed.	es. The highe	amplifier and er the setting r ce is high whi	results, the hig ch requires fa			
			GAIN = 8 / (4 * PGASET[3] + 2 * PGASET[2] + PGASET[1] + PGASET[0]) Maximum gain is 8 when PGASET[3-0]=0001 or 0010. Minimum gain is 1 when PGASET[3-0]=1111 PGASET[3-0] = 0000 is not allowed.								

APSCFGD (0xA00B) Active Proximity Sensor Configuration Register D R/W (0x07)

	7	6	5	4	3	2	1	0	
RD			-		PSLOAD[3-0]				
WR		- PSLOAD[3-0]							
	PSLOAD[3-0]	Output Lo	ad Setting						

This set is the pseudo load of TK controller. This load is only active when APSEN = 1.




PSLOAD[0] = 1, 115fF
PSLOAD[1] = 1, 230fF
PSLOAD[2] = 1, 460fF
PSLOAD[3] = 1, 920fF



17. GPIO Multi-Function Select and Pin Interrupt

Each IO pin has configurable IO buffer that can meet various interface requirement. The GPIO pins can be configured as external pin interrupt input or for wakeup purpose. Each port has edge detection logic and latch for rising and falling edge detections. During hardware reset and after, the IO buffer is put in high impedance state with all drive disabled.



IOCFGO (0xA100h – 0xA10Fh) IO Buffer Output Configuration Registers R/W (0x00)

	· · · ·	/ -		J	0	()			
	7	6	5	4	3	2	1	0	
RD	IPOL	PDRVEN	NDRVEN	OPOL	ANEN2	ANEN1	PUEN	PDEN	
WR	IPOL	PDRVEN	NDRVEN	OPOL	ANEN2	ANEN1	PUEN	PDEN	
	IPOL Input Polarity IPOL=1 reverses the input logic. IPOL=0 is for normal logic polarity. Output PMOS driver enable. Set this bit to enable the PMOS of the output driver. DISABLE is the default value.								
I	NDRVEN Output NMOS driver enable. Set this bit to enable the NMOS of the output driver. DISABL is the default value.							ver. DISABLE	
	OPOL	•	plarity Control Iffer data pola	rity control					
	ANEN1	Analog M	UX 1 enables	•	his bit to conn alue.	ect the pin to	the internal ar	nalog	
	ANEN2	•		control. Set the default va	his bit to conn alue.	ect the pin to	the internal a	nalog	
l	PUEN	Pull up resistor control. Set this bit to enable pull-up resistor connection to the pin. The pull- up resistor is approximately 6K Ohm. DISABLE is the default value.							
I	PDEN	Pull down	resistor conti	rol. Set this bi		ll-down resisto	or connection	to the pin. The	

IOCFGI (0xA110h – 0xA11Fh) IO Buffer Input Configuration Registers R/W (0x00)

	7	6	5	4	3	2	1	0	
RD	PI1EN	PI0EN	RIF	FIF	INEN	OERRF	DSTAT	INSTAT	
WR	PI1EN	PI0EN	RIEN	FIEN	INEN	OERREN	DBN	[1-0]	
			upt 1 Enable upt 0 Enable						
RIEN			Rising Edge Pin Interrupt Enable						
	RIF Rising Edge Pin Interrupt Flag								



edge interrupt is required. FIEN Falling Edge Pin Interrupt Enable FIF Falling Edge Pin Interrupt Flag FIF is set to 1 by hardware after either a PI1 or PI0 falling edge interrupt has occurred. FIF must be cleared by software writing FIEN with "0". FIEN needs to be enabled if next falling edge interrupt is required. INEN Input Buffer Enable INEN=1 enables the input buffer. INEN=1 enables the input buffer. In the disabled state, the output of input buffer is logic 0. If input is floating or not solid 0 and 1 voltage level, DC current may flow in the input buffer. Disabling input buffer can remove DC leakage of input buffer due to this reason. OERREN Output Error Interrupt Enable OERREN Output error detection and interrupt. The output value is compared with input value sampled after three SYSCLK delay. The comparison is performed whenever output value changes. And a mismatch will generate an interrupt with OERRF set. Either PI1 or PI0 must also be enabled for the interrupt to be valid, otherwise only the flag OERRF is set to 1 for mismatch. OERREF Output Error Flag DSTAT Real Time Status after De-bounce. DSTAT is read only. Please be noted the de-bounced input		RIF is set to 1 by hardware after either a PI1 or PI0 rising edge interrupt has occurred. RIF must be cleared by software writing RIEN with "0". RIEN needs to be enabled if next rising
FIF Falling Edge Pin Interrupt Flag FIF File is set to 1 by hardware after either a PI1 or PI0 falling edge interrupt has occurred. FIF must be cleared by software writing FIEN with "0". FIEN needs to be enabled if next falling edge interrupt is required. INEN Input Buffer Enable INEN=0 disables the input buffer. In the disabled state, the output of input buffer is logic 0. If input is floating or not solid 0 and 1 voltage level, DC current may flow in the input buffer. Disabling input buffer can remove DC leakage of input buffer due to this reason. OERREN Output Error Interrupt Enable OteRREN=1 enables output error detection and interrupt. The output value is compared with input value sampled after three SYSCLK delay. The comparison is performed whenever output value changes. And a mismatch will generate an interrupt with OERRF set. Either PI1 or PI0 must also be enabled for the interrupt to be valid, otherwise only the flag OERRF is set to 1 for mismatch. OERREF Output Error Flag DSTAT Real Time Status after De-bounce. DSTAT is read only. Please be noted the de-bounced input is used for generating interrupt, as well as all other multi-function inputs including PORT registers. The non-debounced input can only be read through INSTAT bit. INSTAT Real Time Status of Input Buffer. INSTAT is read only. De-Bounce Time Setting 00 – OFF 01 – 4 SOSC32KHz (125usec) 10 – 16 SOSC32KHz (500usec)		
FIF is set to 1 by hardware after either a PI1 or PI0 falling edge interrupt has occurred. FIF must be cleared by software writing FIEN with "0". FIEN needs to be enabled if next falling edge interrupt is required. INEN Input Buffer Enable INEN=0 disables the input buffer. INEN=0 disables the input buffer. In the disabled state, the output of input buffer is logic 0. If input is floating or not solid 0 and 1 voltage level, DC current may flow in the input buffer. Disabling input buffer can remove DC leakage of input buffer due to this reason. OERREN OUtput Error Interrupt Enable OERREN=1 enables output error detection and interrupt. The output value is compared with input value sampled after three SYSCLK delay. The comparison is performed whenever output value changes. And a mismatch will generate an interrupt with OERRF set. Either PI1 or PI0 must also be enabled for the interrupt to be valid, otherwise only the flag OERRF is set to 1 for mismatch. OERREF Output Error Flag DSTAT Real Time Status after De-bounce. DSTAT is read only. Please be noted the de-bounced input is used for generating interrupt, as well as all other multi-function inputs including PORT registers. The non-debounced input can only be read through INSTAT bit. INSTAT Real Time Status of Input Buffer. INSTAT is read only. DBN[1-0] De-Bounce Time Setting 00 – OFF 00 – OFF 01 – 4 SOSC32KHz (125usec) 10 – 16 SOSC32KHz (500usec) 10 – 16 SOSC32KHz (500usec)		
must be cleared by software writing FIEN with "0". FIEN needs to be enabled if next falling edge interrupt is required. INEN Input Buffer Enable INEN Input Buffer Enable INEN=1 enables the input buffer. INEN=0 disables the input buffer. In the disabled state, the output of input buffer is logic 0. If input is floating or not solid 0 and 1 voltage level, DC current may flow in the input buffer. Disabling input buffer can remove DC leakage of input buffer due to this reason. OERREN Output Error Interrupt Enable OERREN Output Error Interrupt enables output error detection and interrupt. The output value is compared with input value sampled after three SYSCLK delay. The comparison is performed whenever output value changes. And a mismatch will generate an interrupt with OERRF set. Either PI1 or PI0 must also be enabled for the interrupt to be valid, otherwise only the flag OERRF is set to 1 for mismatch. OERREF Output Error Flag DSTAT Real Time Status after De-bounce. DSTAT is read only. Please be noted the de-bounced input is used for generating interrupt, as well as all other multi-function inputs including PORT registers. The non-debounced input can only be read through INSTAT bit. INSTAT Real Time Status of Input Buffer. INSTAT is read only. DBN[1-0] De-Bounce Time Setting 00 – OFF 01 – 4 SOSC32KHz (125usec) 10 – 16 SOSC32KHz (500usec)	FIF	
 INEN Input Buffer Enable INEN=1 enables the input buffer. INEN=0 disables the input buffer. In the disabled state, the output of input buffer is logic 0. If input is floating or not solid 0 and 1 voltage level, DC current may flow in the input buffer. Disabling input buffer can remove DC leakage of input buffer due to this reason. OERREN OUtput Error Interrupt Enable OERREN=1 enables output error detection and interrupt. The output value is compared with input value sampled after three SYSCLK delay. The comparison is performed whenever output value changes. And a mismatch will generate an interrupt with OERRF set. Either P11 or P10 must also be enabled for the interrupt to be valid, otherwise only the flag OERRF is set to 1 for mismatch. OERREN OERREN OUTput Error Flag DSTAT Real Time Status after De-bounce. DSTAT is read only. Please be noted the de-bounced input is used for generating interrupt, as well as all other multi-function inputs including PORT registers. The non-debounced input can only be read through INSTAT bit. INSTAT Real Time Status of Input Buffer. INSTAT is read only. De-Bounce Time Status of Input Buffer. INSTAT is read only. De-Bounce Time Status (1250sec) 10 – 16 SOSC32KHz (1250sec) 10 – 16 SOSC32KHz (500usec) 		must be cleared by software writing FIEN with "0". FIEN needs to be enabled if next falling
INEN=1 enables the input buffer.INEN=0 disables the input buffer. In the disabled state, the output of input buffer is logic 0.If input is floating or not solid 0 and 1 voltage level, DC current may flow in the input buffer.Disabling input buffer can remove DC leakage of input buffer due to this reason.OERRENOutput Error Interrupt EnableOERREN=1 enables output error detection and interrupt. The output value is compared with input value sampled after three SYSCLK delay. The comparison is performed whenever output value changes. And a mismatch will generate an interrupt with OERRF set. Either PI1 or PI0 must also be enabled for the interrupt to be valid, otherwise only the flag OERRF is set to 1 for mismatch. OERREN=0 disables the output error detection. OERREN=0 also clears OERRF to 0.OERRFOutput Error FlagDSTATReal Time Status after De-bounce. DSTAT is read only. Please be noted the de-bounced input is used for generating interrupt, as well as all other multi-function inputs including PORT registers. The non-debounced input can only be read through INSTAT bit.INSTATReal Time Status of Input Buffer. INSTAT is read only. De-Bounce Time Setting 00 - OFF 01 - 4 SOSC32KHz (125usec) 10 - 16 SOSC32KHz (500usec)		
 INEN=0 disables the input buffer. In the disabled state, the output of input buffer is logic 0. If input is floating or not solid 0 and 1 voltage level, DC current may flow in the input buffer. Disabling input buffer can remove DC leakage of input buffer due to this reason. OERREN Output Error Interrupt Enable OERREN=1 enables output error detection and interrupt. The output value is compared with input value sampled after three SYSCLK delay. The comparison is performed whenever output value changes. And a mismatch will generate an interrupt with OERRF set. Either PI1 or PI0 must also be enabled for the interrupt to be valid, otherwise only the flag OERRF is set to 1 for mismatch. OERREN=0 disables the output error detection. OERREN=0 also clears OERRF to 0. OERRF Output Error Flag DSTAT Real Time Status after De-bounce. DSTAT is read only. Please be noted the de-bounced input is used for generating interrupt, as well as all other multi-function inputs including PORT registers. The non-debounced input can only be read through INSTAT bit. INSTAT Real Time Status of Input Buffer. INSTAT is read only. DBN[1-0] De-Bounce Time Setting 00 – OFF 01 – 4 SOSC32KHz (125usec) 10 – 16 SOSC32KHz (500usec) 		1
OERREN=1 enables output error detection and interrupt. The output value is compared with input value sampled after three SYSCLK delay. The comparison is performed whenever output value changes. And a mismatch will generate an interrupt with OERRF set. Either PI1 or PI0 must also be enabled for the interrupt to be valid, otherwise only the flag OERRF is set to 1 for mismatch. OERREN=0 disables the output error detection. OERREN=0 also clears OERRF to 0.OERRFOutput Error FlagDSTATReal Time Status after De-bounce. DSTAT is read only. Please be noted the de-bounced input is used for generating interrupt, as well as all other multi-function inputs including PORT registers. The non-debounced input can only be read through INSTAT bit.INSTATReal Time Status of Input Buffer. INSTAT is read only. DBN[1-0]DBN[1-0]De-Bounce Time Setting 00 – OFF 01 – 4 SOSC32KHz (125usec) 10 – 16 SOSC32KHz (500usec)	OFFREN	INEN=0 disables the input buffer. In the disabled state, the output of input buffer is logic 0. If input is floating or not solid 0 and 1 voltage level, DC current may flow in the input buffer. Disabling input buffer can remove DC leakage of input buffer due to this reason.
 with input value sampled after three SYSCLK delay. The comparison is performed whenever output value changes. And a mismatch will generate an interrupt with OERRF set. Either PI1 or PI0 must also be enabled for the interrupt to be valid, otherwise only the flag OERRF is set to 1 for mismatch. OERREN=0 disables the output error detection. OERREN=0 also clears OERRF to 0. OERRF OUtput Error Flag DSTAT Real Time Status after De-bounce. DSTAT is read only. Please be noted the de-bounced input is used for generating interrupt, as well as all other multi-function inputs including PORT registers. The non-debounced input can only be read through INSTAT bit. INSTAT Real Time Status of Input Buffer. INSTAT is read only. De-Bounce Time Setting 00 – OFF 01 – 4 SOSC32KHz (125usec) 10 – 16 SOSC32KHz (500usec) 	OERREN	
OERRFOutput Error FlagDSTATReal Time Status after De-bounce. DSTAT is read only. Please be noted the de-bounced input is used for generating interrupt, as well as all other multi-function inputs including PORT registers. The non-debounced input can only be read through INSTAT bit.INSTATReal Time Status of Input Buffer. INSTAT is read only.DBN[1-0]De-Bounce Time Setting 00 - OFF 01 - 4 SOSC32KHz (125usec) 10 - 16 SOSC32KHz (500usec)		with input value sampled after three SYSCLK delay. The comparison is performed whenever output value changes. And a mismatch will generate an interrupt with OERRF set. Either PI1 or PI0 must also be enabled for the interrupt to be valid, otherwise only the flag
DSTAT Real Time Status after De-bounce. DSTAT is read only. Please be noted the de-bounced input is used for generating interrupt, as well as all other multi-function inputs including PORT registers. The non-debounced input can only be read through INSTAT bit. INSTAT Real Time Status of Input Buffer. INSTAT is read only. DBN[1-0] De-Bounce Time Setting 00 – OFF 01 – 4 SOSC32KHz (125usec) 10 – 16 SOSC32KHz (500usec)		OERREN=0 disables the output error detection. OERREN=0 also clears OERRF to 0.
Please be noted the de-bounced input is used for generating interrupt, as well as all other multi-function inputs including PORT registers. The non-debounced input can only be read through INSTAT bit. INSTAT Real Time Status of Input Buffer. INSTAT is read only. DBN[1-0] De-Bounce Time Setting 00 – OFF 01 – 4 SOSC32KHz (125usec) 10 – 16 SOSC32KHz (500usec)	OERRF	Output Error Flag
Please be noted the de-bounced input is used for generating interrupt, as well as all other multi-function inputs including PORT registers. The non-debounced input can only be read through INSTAT bit. INSTAT Real Time Status of Input Buffer. INSTAT is read only. DBN[1-0] De-Bounce Time Setting 00 – OFF 01 – 4 SOSC32KHz (125usec) 10 – 16 SOSC32KHz (500usec)		
multi-function inputs including PORT registers. The non-debounced input can only be read through INSTAT bit. INSTAT Real Time Status of Input Buffer. INSTAT is read only. DBN[1-0] De-Bounce Time Setting 00 - OFF 01 - 4 SOSC32KHz (125usec) 10 - 16 SOSC32KHz (500usec)	DSTAT	Real Time Status after De-bounce. DSTAT is read only.
DBN[1-0] De-Bounce Time Setting 00 – OFF 01 – 4 SOSC32KHz (125usec) 10 – 16 SOSC32KHz (500usec)		multi-function inputs including PORT registers. The non-debounced input can only be read
00 – OFF 01 – 4 SOSC32KHz (125usec) 10 – 16 SOSC32KHz (500usec)	INSTAT	Real Time Status of Input Buffer. INSTAT is read only.
01 – 4 SOSC32KHz (125usec) 10 – 16 SOSC32KHz (500usec)	DBN[1-0]	De-Bounce Time Setting
10 – 16 SOSC32KHz (500usec)		00 – OFF
10 – 16 SOSC32KHz (500usec)		01 – 4 SOSC32KHz (125usec)
		11 – 64 SOSC32KHz (2msec)
(0xA120 – 0x A12Fh) Port Multi-Function Configuration Registers R/W (0x00)	G (0xA120 – 0x Δ	12Fh) Port Multi-Function Configuration Registers R/W (0x00)

MFCFG (0xA120 – 0x A12Fh) Port Multi-Function Configuration Registers R/W (0x00)

	7	6	5	4	3	2	1	0
RD				MFCF	G[7-0]			
WR				MFCF	G[7-0]			

Please see PIN OUT section for description of each port multi-function selection.

18. Information Block IFB

There are two IFB block each contains 128x16 bit information. The address 0x000h to 0x03Fh in first IFB is used to store manufacturer information. Address 0x040 is for boot code wait time, and 0x041 to 0x043 are used for boot code. The first IFB can be erased only in Writer Mode and can be written using Flash Controller for address beyond 0x40. This is to protect any alteration of the manufacturing and calibration data. The 2nd IFB is open for erase/write for user access. The following table shows the contents of the first IFB for the manufacturing data. Please be noted, these are in lower LSB bytes. The upper MSB byte contains its corresponding ECC code.

ADDRESS	TYPE	DESCRIPTION
00 – 01	М	IFB Version
02 – 07	М	Product Name
08 - 09	М	Package and Product Code
0A – 0B	М	Product Version and Revision
0C	М	Flash Memory Size
0D	М	SRAM Size
0E – 0F	М	Customer Specific Code
10	М	CP1 Information
11	М	CP2 Information
12	М	CP3 Version
13	М	CP3 BIN
14	М	FT Version
15	М	FT BIN
16 - 1B	М	Last Test Date
1C – 1D	М	Boot Code Version
1E	М	Boot Code Segment
1F	М	Checksum for 0x00 – 0x1E
20	М	REGTRM value for 1.5V
21	М	IOSC ITRM value for 16MHz @5V
22	М	IOSC VTRM value for 16MHz @5V
23	М	LVDTHD value for detection of 4.0V
24	М	LVDTHD value for detection of 3.0V
25	М	IOSC ITRM value for 32MHz @5V
26	М	IOSC VTRM value for 32MHz @5V
27	М	IOSC ITRM value for 16MHz @3V
28	М	IOSC VTRM value for 16MHz @3V
29	М	IOSC ITRM value for 32MHz @3V
2A	М	IOSC VTRM value for 32MHz @3V
2B – 2C	М	Temperature Offset LSB/MSB
2D	М	Temperature Coefficient
2E – 2F	М	Internal Reference LSB/MSB
30	М	SOSC 128KHz Trim
31	М	SOSC 256KHz Trim
31 – 38	М	Reserved
39	М	Checksum for 0x20 – 0x39
3A – 3F	М	Retention Value
40	M/U	Boot Code Wait Time. Boot code uses this byte to determine the ISP wait-time. This wait-time is necessary for stable ISP. After user program is downloaded, the wait time can be reduced to minimize power-on time. Each "1" in bit [1-0] constitutes 1 second and bits [3-2] constitutes 2 seconds and bit [7] is I2CSCL2 check. For example, 0b10000111 is 4 seconds wait time and also checks I2CSCL2 pad status. If I2CSCL2 is low, then wait time of 6 seconds is used regardless of bit [3-0] setting. The maximum wait time is 6 seconds, and minimum wait time is 0 second.
41	M/U	Boot Code LVR



_			
	42	M/U	User Code Protect L
	43	M/U	User Code Protect H
	44 - FF	U	User One-Time Programmable Space



19. <u>Writer Mode</u>

Writer Mode (WM) is used by the manufacturer or by users to program the flash (including IFB) through a dedicated hardware (Writer or Gang Writer). Under this setup, only WM related pins should be connected and all other unused pins left floating. Writer mode follows a proprietary protocol and is not released to general users. Users must obtain it through a formal written request to the manufacturer and must sign a strict Non-Disclosure-Agreement. Writer Mode provides the following commands.

ERASE Main Memory ERASE Main Memory and IFB READ AND VERIFY Main Memory (8-Byte) WRITE BYTE Main Memory READ BYTE IFB WRITE BYTE IFB Fast Continuous WRITE Fast Continuous READ

The writer mode is to protect against code piracy. The default state of the device is locked writer mode. Only ERASEMM and ERASEMMIFB, and READVERIFYMM commands can be executed. It can be unlocked by READVERIFYMM the range of 0xEFF8 to 0xEFFF. These locations contain an 8-byte security key that user can place to secure the e-Flash contents. The probability of guessing the key is 1 in 2^64 = 1.8E19. Since each trial of READVERIFYMM takes 10usec, it takes about 6E6 years to exhaust the combinations. If the key is unknown, a user can choose to issue the ERASEMM command and then fully erase the entire contents (including the key). Once fully erased, all data in the flash is 0xFF, and it can be successfully unlocked by READVERIFYMM with 8-bytes of 0xFF. Users must not erase the information in IFB and should not modify the manufacturer data. Any violation of this results in the void of manufacturer warranty. The following pins are used for e-Flash writer mode. P02 is optional.

PIN	IO	Description	Function
P00	0	Flash serial data output.	SDO
P03	I	Flash serial data input	SDI
P01	I	Flash serial clock input.	SCLK
P04		Flash serial port enable, low active	SCE
RSTN	I	Write mode entry input using timing sequence	RSTN
P02	0	TBIT status output	TBIT
VDD		Power supply for DUT	VDD
VSS	I	Ground supply for DUT	VSS



20. Boot Code and In-System Programming

After production testing of the packaged devices, the manufacture writes the manufacturer information and calibration data in the IFB. At the last stage, it writes a fixed boot-code in the main memory residing from 0xF000 to 0xFFFF. The boot code is executed after any reset. The boot code first reads IFB's wait time setting and scans the I²C slave for any In-System-Programming request during the wait time duration. If any valid request occurs during the scan, the boot-code proceeds to follow the request and performs the programming from the host. Otherwise, the boot code jumps to 0x0000 after the wait time is expired. The default available ISP commands are as below.

UNLOCK DEVICE NAME BOOTC VERSION READ AND VERIFY Main Memory (8-Byte) ERASE Main Memory excluding Boot Code ERASE SECTOR Main Memory WRITE BYTE Main Memory SET ADDRESS CONTINUOUS WRITE CONTINUOUS WRITE CONTINUOUS READ READ BYTE IFB WRITE BYTE IFB Similar to writer mode. ISP is in locked state

Similar to writer mode, ISP is in locked state at default. No command is accepted under locked state. To unlock the ISP, an 8-byte READVERIFY of 0xEFF8 to 0xEFFF must be successfully executed. Hence the default ISP boot program provides similar code security as the Writer mode.



21. Electrical Specifications

21.1 Absolute Maximum Ratings

SYMBOL	PARAMETER	RATING	UNIT	NOTE
VDD	Supply Voltage	5.5	V	
ТА	Ambient Operating Temperature	-40 –85	°C	
TSTG	Storage Temperature	-65 – 150	°C	

21.2 <u>Recommended Operating Condition</u>

SYMBOL	PARAMETER	RATING	UNIT	NOTE
VDD	Supply Voltage for IO and 1.5V regulator	2.3 – 5.5	V	
TA	Ambient Operating Temperature	-40 - 85	°C	

21.3 DC Electrical Characteristics (VDDH = 2.2V to 5.5V TA=-40°C to 85°C)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	NOTE
Power Supp	ly Current					•
IDD Normal	Total IDD through VDD at 16MHz		3.5		<u>س</u> ۸	
	Peripherals off	-	3.5	-	mA	
IDD	Total IDD through VDD at 1MHz	_	1.0	_	mA	
Normal	Peripherals off		1.0			
IDD versus	IDD Core Current versus Frequency	-	150	_	uA/	
Frequency					MHz	
IDD, Stop	IDD, stop mode	-	500	-	μA	Main regulator on
IDD, Sleep	IDD, sleep mode, 25°C	-	1.5	5	μA	Main regulator off
•	IDD, sleep mode, 85°C	-	4	10	μA	Main regulator off
RSTN Reset		1	1	1	1	1
VIHRS	Input High Voltage, reference to VDD	0.7VDD	-	-	V	
VILRS	Input Low Voltage	-	-	0.2VDD	V	
VRSHYS	RSTN Hysteresis	-	0.2VDD	-	V	
GPIO DC Ch	aracteristics					
VOH,4.5V	Output High Voltage 1 mA	-	-0.2	-0.5	V	Reference to VDD
VOL,4.5V	Output Low Voltage 8 mA	-	0.3	0.5	V	Reference to VSS
VOH,3.0V	Output High Voltage 1 mA	-	-0.3	-0.6	V	Reference to VDD
VOL,3.0V	Output Low Voltage 8 mA	-	0.3	0.6	V	Reference to VSS
IIOT	Total IO Sink and Source Current	-80	-	80	mA	
VIH	Input High Voltage	¾VDD	-	-	V	
VIL	Input Low Voltage	-	-	14VD D	V	
VIHYS	Input Hysteresis	-	1	-	-	
RPU	Equivalent Pull-Up resistance	-	25K	-	Ohm	
RPU,RSTN	RSTN Pull-Up resistance	-	5K	-	Ohm	
RPD	Equivalent Pull-Down Resistance	-	25K	-	Ohm	
REQAN1	Equivalent ANIO Switch Resistance @3.3V	-	110	-	Ohm	ANIO1 Switch
	Equivalent ANIO Switch Resistance @5V	-	100	-	Ohm	ANIO1 Switch
REQAN2	Equivalent ANIO Switch Resistance @3.3V	-	450	-	Ohm	ANIO2 Switch
	Equivalent ANIO Switch Resistance @5V	-	350	-	Ohm	ANIO2 Switch
VDDC Chara						
VDDCN	Normal Core Voltage 1.5V (Calibrated)	1.4	1.5	1.6	V	Normal Mode
VDDCS	Sleep Core Voltage 1.5V	-	1.42	-	V	Sleep Mode
Low Supply	(VDD) Voltage Detection					
VDET	Detection Range	2.0	-	4.8	V	
	Detection Hysteresis	-	100	-	mV	

LUMISSIL MICROSYSTEMS A Division of 🗺

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	NOTE
ADC12 Char	acteristics					
ADCLIN	ADC Linearity, Center range	-	+/- 2	-	LSB	
ADCLIN	ADC Linearity, 0.2V to FS-0.2V	-	+/- 3	-	LSB	
ADCFQ	ADC Frequency	-	2	4	MHz	


21.4 AC Electrical Characteristics (VDD =2.2V to 5.5V TA=-40°C to 85°C)

21.4 AC Electrical Characteristics (VDD = 2.2V to 5.5V TA=-40°C to 85°C)						
SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	NOTE
	ck and Reset				•	1
FSYS	System Clock Frequency	-	16	33	MHz	
FIOSC	Crystal Oscillator Frequency	5	16	25	MHz	
TSIOSC	Stable Time for IOSC after power up	2	-	-	msec	After VDD > 2.0V
Supply Timi	ing					
TSUPRU	VDD Ramp Up time	1	-	50	msec	WST = 0 for 16MHz
TSUPRD	VDD Ramp Down Time	-	-	50	msec	
TPOR	Power On Reset Delay	-	5	-	msec	
IOSC						·
	IOSC Calibrated 16MHz/32MHz	-1	0	+1	%	
	IOSC Startup Time	-	-	1	μs	
FIOSC	Temperature and VDD variation 85°C	-2	0	+2	%	
SOSC						
SOSC	Slow Oscillator frequency	-	128	-	KHz	
IO Timing		1	1	1	1	
TPD3 ++	Propagation Delay 3.3V No load	-	6	-	ns	
TPD3 ++	Propagation Delay 3.3V 25pF load	-	15	-	ns	
TPD3 ++	Propagation Delay 3.3V 50pF load	-	20	-	ns	
TPD3	Propagation Delay 3.3V No load	-	5	-	ns	
TPD3	Propagation Delay 3.3V 25pF load	-	12	-	ns	
TPD3	Propagation Delay 3.3V 50pF load	-	15	-	ns	
TPD5 ++	Propagation Delay 3.3V No load	-	5	-	ns	
TPD5 ++	Propagation Delay 3.3V 25pF load	-	12	-	ns	
TPD5 ++	Propagation Delay 3.3V 50pF load	-	16	-	ns	
TPD5	Propagation Delay 3.3V No load	-	4	-	ns	
TPD5	Propagation Delay 3.3V 25pF load	-	9	-	ns	
TPD5	Propagation Delay 3.3V 50pF load	-	12	-	ns	
Flash Memo	bry Timing					
TEMAC	Embedded Flash Access Time	-	40	45	ns	TWAIT must > TEMAC
TEMWR	Embedded Flash Write Time	-	20	25	μs	
TEMSER	Embedded Flash Sector Erase Time	-	2	2.5	ms	
TEMMER	Embedded Flash Mass Erase Time	-	10	12	ms	




22. Packaging Outline

22.1 <u>28-pin TSSOP</u> <u>RECOMMENDED LAND PATTERN</u>













BOTTOM VIEW



SYMBOL	MILLIMETER			
STINBUL	MIN	NOM	MAX	
А	-	-	1.20	
A1	0.00	-	0.15	
A2	0.80	0.90	1.05	
D	9.60	9.70	9.80	
E	4.30	4.40	4.50	
E1	6.40BSC			
L	0.45	0.60	0.75	
b	0.19	I	0.30	
S	0.20	-	-	
С	0.09	-	0.20	
θ	0°	-	8°	





22.2 <u>24-pin TSSOP</u> RECOMMENDED LAND PATTERN















TOP VIEW









SYMBOL	MILLIMETER			
SIMBOL	MIN	NOM	MAX	
Α	—	—	1.20	
A1	0.05	—	0.15	
A2	0.80	1.00	1.05	
D	7.70	7.80	7.90	
E	4.30	4.40	4.50	
E1	6. 40BSC			
L	0.45	0.60	0.75	
b	0.19	—	0.30	
s	0.20	—	—	
с	0.09	—	0.20	
θ	0°	_	8°	




22.3 <u>20-pin TSSOP</u> <u>RECOMMENDED LAND PATTERN</u>









TOP VIEW





-s GAUGE PLANE 0.25 -1.00 REF-






SYMBOL	MILLIMETER			
SIMBOL	MIN	NOM	MAX	
Α	—	—	1.20	
A1	0.05	—	0.15	
A2	0.80	1.00	1.05	
D	6.40	6.50	6.60	
Е	4.30	4.40	4.50	
E1	6. 40BSC			
L	0.45	0.60	0.75	
b	0.19	—	0.30	
S	0.20	_	—	
с	0.09	—	0.20	
θ	0°	_	8°	

Notes:

- 1.
- Controlling dimension: mm Reference document: JEDEC M0-153 2.



22.4 <u>32-pin QFN</u> <u>RECOMMENDED LAND PATTERN</u>





Pin1 # ID D2 D 1 Pin1 dot by marking ٦ ٦ ٦ ш Ш ٦ Π е L BOTTOM VIEW TOP VIEW ပ ∢ SEATING PLANE 0.08 C Ą b SIDE VIEW MILLIMETER SYM BOL MIN NOM MAX 0.70 0.75 0.80 A 0.00 0.02 0.05 A1 0.203 REF. С 0.18 0.25 0.30 b D 4.90 5.00 5.10 Е 5.00 5.10 4.90 D2 3.10 3.20 3.30

Notes:

E2

L

e K

POD

1. Controlling dimension: mm

3.10 3.20

0.35 0.40

0.20

0.50BSC

-

2. Reference document: JEDEC MO-220

3.30


0.45

-


3. The pin's sharp and thermal pad shows different shape among different factories.





22.5 <u>32-pin LQFP</u> <u>RECOMMENDED LAND PATTERN</u>














SYMBOL	MILLIMETER		
STNIBOL	MIN NOM		MAX
А			1.60
A1	0.05		0.15
A2	1.35	1.40	1.45
D	9.0BSC		
E	9.0BSC		
E1	7.0BSC		
D1	7.0BSC		
L1	1.0REF		
L	0.45	0.60	0.75
с	0.09	—	0.20
е	0.80BSC		
b	0.30	0.37	0.45
θ	0°	3.5 [°]	7 °

Notes:

- Controlling dimension: mm
 Reference document: JEDEC MS-026



23. Ordering Information Temperature Range: -40°C to 85°C

Order Part No.	Package	QTY/Reel	Remark
IS31CS8977A-ZNLS2-TR	TSSOP-28, Lead-free	2500/Reel	
IS31CS8977B-ZNLS2-TR	TSSOP-24, Lead-free	2500/Reel	
IS31CS8977C-ZNLS2-TR	TSSOP-20, Lead-free	2500/Reel	
IS31CS8977-LQLS2	LQFP-32, Lead-free	250/Tray 2500/Box	
IS31CS8977-QFLS2-TR	QFN-32, Lead-free	2500/Reel	

Copyright © 2022 Lumissil Microsystems. All rights reserved. Lumissil Microsystems reserves the right to make changes to this specification and its products at any time without notice. Lumissil Microsystems assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Lumissil Microsystems does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Lumissil Microsystems receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assumes all such risks; and

c.) potential liability of Lumissil Microsystems is adequately protected under the circumstances



24. <u>Revisions</u>

Revision	Detailed Information	Date
0B	Previous Release	2021.08.31
A	 Add "Bit 4~7 of RSTCMD register can't be read". <u>Above description is from Section 1.22 Reset - RSTCMD register</u> Revise "IOSC uses VDDC (instead of early description VDD15) as power supply and can be calibrated and trimmed." <u>Above description is from Section 12.1 IOSC 16MHz/32MHz</u> Revise RSTN Reset voltage VIHRS, VILRS and VRSHYS <u>Above description is from Section 21.3 DC Electrical Characteristics</u> Revise GPIO DC Characteristics REQAN1, and REQAN2 <u>Above description is from Section 21.3 DC Electrical Characteristics</u> Revise operation and DC/AC Electrical Characteristics temperature support from -40°C to 85 °C <u>Above description is from Section 21 Electrical Specifications</u> Revise some type errors Reword some contents for clear explanation 	2022.04.08